The implementation of a post-pass scheduler for Spectra-I superscalar microprocessor:part III: pipeline scheduling

The implementation of a post-pass scheduler for Spectra-I superscalar microprocessor:part III: pipeline scheduling

碩士 === 國立臺灣大學 === 資訊工程研究所 === 78 ===

Bibliographic Details
Main Authors:	GU,JIU-YU, 顧久予
Other Authors:	OUYANG,YAN-ZHENG
Format:	Others
Language:	zh-TW
Published:	1991
Online Access:	http://ndltd.ncl.edu.tw/handle/81934408445471674032

Similar Items

The implementation of a post-pass scheduler for the Spectra-I superscalar microprocessor:Part II: trace scheduling
by: CHEN,FU-LI, et al.
Published: (1991)

The implementation of a post-pass scheduler for the Spectra-I superscaler microprocessor:part I: exploiting multiway branches
by: FANG,ZHAO-YI, et al.
Published: (1991)

Semantic-Based Load/Store Scheduling for X86 Superscalar Microprocessors
by: Kuen-Cheng Chiang, et al.
Published: (2000)

The design and simulation of the spectra-I static superscalar microprocessor
by: LIN,SHU-MEI, et al.
Published: (1991)

Instruction Scheduling in Superscalar Machines
by: Wuu-Jang Yang, et al.

An Issue Logic for Superscalar Microprocessors
by: Feng-Jiann Shiao, et al.
Published: (2003)

A study of superscalar instruction scheduling problem
by: 周宏智
Published: (1992)

Microarchitecture techniques to improve the design of superscalar microprocessors
by: Chamdani, Joseph Irawan
Published: (2007)

Banked microarchitectures for complexity-effective superscalar microprocessors
by: Tseng, Jessica Hui-Chun, 1977-
Published: (2007)

Power estimation of superscalar microprocessor using VHDL model
by: Zhang, Wanpeng
Published: (2012)

Fetcher Supporting Unit for an X86 Superscalar Microprocessor
by: Tsai, Jenn-Ming, et al.
Published: (1998)

A hybrid-scheduling approach for energy-efficient superscalar processors
by: Valluri, Madhavi Gopal
Published: (2008)

Register allocation and instruction scheduling integrated optimization for superscalar processors
by: Su, Gong Li, et al.
Published: (1994)

Dynamic instruction scheduling and data forwarding in asynchronous superscalar processors
by: Mullins, Robert D.
Published: (2001)

Superscalar microprocessor hardware tradeoffs in respect to instruction-level parallelism
by: JIANG,QING-QUAN, et al.
Published: (1991)

Issues of the RISC Execution Core for a Superscalar CISC Microprocessor
by: Xu, Yu-Ren, et al.

Issues of the RISC Execution Core for a Superscalar CISC Microprocessor
by: Sheu, Yuh-Ren, et al.
Published: (1997)

Design and Implementation of Memory Unit for X86 Superscalar Microprocessor
by: Kuen-geeng Lee, et al.
Published: (1999)

Design and Implementation of the Internal Connection Network for a Superscalar Microprocessor
by: Chia-Hung Shih, et al.
Published: (1999)

Improved software pipelining for superscalar architectures
by: Wienskoski, Edmar, Jr
Published: (2009)

Implementation and comparison of two wakeup logic for out-of-order superscalar microprocessors
by: Lee, Hsien-Yen
Published: (2012)

UDP/TCP/IP packet processing using a superscalar microprocessor
by: Huang, Tsai Chi
Published: (2007)

Design of an Instruction Fetcher with Address Queue for x86 Superscalar Microprocessors
by: Wang, Michael Jin-Yi, et al.
Published: (1998)

Exploring New Micro-architecture for Improving the Performance of a Superscalar Microprocessor
by: Akida Wu, et al.
Published: (1997)

Enhanced Dependent-Based Instruction Window for an X86 Superscalar Microprocessor
by: Shih-Wei Perng, et al.
Published: (1999)

A study on scheduling techniques and register allocation techniques for superscalar compiler design
by: WANG, YAO-DE, et al.
Published: (1992)

The Design of the Decoding Unit with High Issue Rate for an X86 Superscalar Microprocessor
by: Cheng, Shin-Ki, et al.
Published: (1998)

A Decoupling Instruction Dispatch Unit for High Issue Rate Superscalar Microprocessors
by: Chen, Sheng-Ping, et al.
Published: (1998)

A study on software pipelining for superscalar compiler design
by: LIU, MEI-JUN, et al.
Published: (1992)

An instruction scheduling algorithm for communication-constrained microprocessors
by: Buehler, Christopher James, 1974-
Published: (2009)

Characterization and Avoidance of Critical Pipeline Structures in Aggressive Superscalar Processors
by: Sassone, Peter G.
Published: (2005)

A Study on Software Pipelining with Multi-Path for Superscalar Compiler Design
by: Hung-Yao Chen, et al.
Published: (1994)

Design, analysis, and implementation of a parameter-based out-of-order superscalar microprocessor conforming to ESL methodology
by: Jing-Wun Lin, et al.
Published: (2008)

Slack Reclamation in Pipelined Schedule
by: Shih-Jie Zhuo, et al.
Published: (2009)

A functional pipelined scheduler
by: YANG,SHAN-KAI, et al.
Published: (1990)

A functional pipelined scheduler
by: Yang, Shan-Kai, et al.

An analysis of some multi-microprocessor scheduling strategies for parallel programs
by: Crespo, M. B.
Published: (1980)

An Evaluation of Multiple Branch Predictor and Trace Cache Advanced Fetch Unit Designs for Dynamically Scheduled Superscalar Processors
by: Maurer, Slade S
Published: (2004)

Automatic verification of pipelined microprocessors
by: Bhagwati, Vishal Lalit
Published: (2006)

Scheduling multi-product flows in pipelines
by: Hane, Christopher A.
Published: (2008)

Cannot write session to /tmp/vufind_sessions/sess_q5lqvoh9hq9atfl17go8h42nv9