A synthesis system for testable sequential circuits
碩士 === 國立交通大學 === 電子研究所 === 78 ===
Main Authors: | WU,WEI-XIU, 吳維修 |
---|---|
Other Authors: | LI,CHONG-REN |
Format: | Others |
Language: | zh-TW |
Published: |
1991
|
Online Access: | http://ndltd.ncl.edu.tw/handle/35183479401312433318 |
Similar Items
-
Testing and Improving Testability for Synchronous Sequential Circuits
by: Liang, Hsing-Chung, et al.
Published: (1997) -
Testability measure and test paint insertion for sequential circuits
by: Xu, Ze-Ping, et al.
Published: (1988) -
Testability measure for delay fault in digital circuits
by: WU,WEN-QING, et al.
Published: (1990) -
Test generation and partial scan design aided with a probabilistic testability measure for sequential circuits
by: CHEN,WEN-BIN, et al.
Published: (1990) -
Design of conservative, reversible sequential logic for cost efficient emerging nano circuits with enhanced testability
by: Neeraj Kumar Misra, et al.
Published: (2018-12-01)