Ppdfsim: a parallel pattern delay fault simulator

Ppdfsim: a parallel pattern delay fault simulator

碩士 === 國立交通大學 === 電子研究所 === 78 ===

Bibliographic Details
Main Authors:	HUANG,SHUN-DA, 黃順達
Other Authors:	LI,CHONG-REN
Format:	Others
Language:	zh-TW
Published:	1990
Online Access:	http://ndltd.ncl.edu.tw/handle/34154974230798536351

Similar Items

A parallel pattern mixed-level fault simulator
by: HUANG, ZHI-SONG, et al.
Published: (1989)

A parallel-pattern parallel-fault fault simulation engine for synchronous sequential circuits
by: Tzong-Honge Shieh, et al.
Published: (1994)

Realization of a Parallel-Pattern Parallel-Fault Fault Simulation Accelerator for Synchronous Sequential Circuits
by: Lee, Ten_Hwang, et al.
Published: (1997)

Fault simulation for delay faults
by: CAI,HUI-HUANG, et al.
Published: (1991)

Parallel and Distributed Logic and Fault Simulation
by: Li, Yih Lang, et al.
Published: (1996)

Fault simulation and test generation for small delay faults
by: Qiu, Wangqi
Published: (2007)

Fault Simulation and Test Pattern Selectionfor Small Delay Defects Using GPU
by: Sheng-Chang Hsu, et al.
Published: (2013)

Exploring Linear Structures of Critical Path Delay Faults to Reduce Test Efforts
by: Shun-Yen Lu, et al.
Published: (2006)

Robust test pattern generator for delay faults
by: LIAO, SHU-JUN, et al.
Published: (1989)

Handing Pattern-dependent Delay Faults in Diagnosis
by: Jyun-Wei Chen, et al.
Published: (2007)

Compaction mechanism to reduce test pattern counts and segmented delay fault testing for path delay faults
by: Jha, Sharada
Published: (2013)

Delay Testing and Fault Simulation for Digital Circuits
by: Wu, Wen Ching, et al.
Published: (1997)

RAMSES-D: DRAM Fault Simulator Supporting Delay Fault and Weighted Coupling Fault
by: Song-Guang Wu, et al.
Published: (2007)

An Event-Stop Compiled-Code Parallel Fault Simulator
by: Wang, Jia-Zhong, et al.
Published: (1996)

Test and Diagnosis Pattern Generation for Dynamic Bridging Faults and Transition Delay Faults
by: Saint JamesLee, et al.
Published: (2015)

PARALLEL DELAY FAULT GRADING HEURISTIC AND TESTING APPROACHES TO TROJAN IC DETECTION
by: Lenox, Joseph Daniel
Published: (2016)

Fault and Diagnostic Fault Simulations for Digital Circuits
by: Chen, Shung-Chih, et al.
Published: (1997)

Performance Assessments of Series and Parallel Cascade Control Loops
by: Shun-Chi Huang, et al.
Published: (2004)

The Functional Path Delay Fault Testing for Processor
by: Po-Shung Huang, et al.
Published: (2004)

SDRAM Delay Fault Modeling and Performance Testing
by: Chun-Chieh Huang, et al.
Published: (2006)

On improving parallel pattern single fault propagation for synchronous sequential circuits
by: Nair, Rajesh
Published: (2014)

FT-PAS-A framework for pattern specific fault-tolerance in parallel programming
by: Jakadeesan, Gopinatha
Published: (2009)

An Efficient Degraded Deductive Fault Simulator for Small-Delay Defects
by: Tieqiao Liu, et al.
Published: (2020-01-01)

Hardware-based Pseudo-exhaustive Test Pattern Generation for Delay Faults
by: Sel-Lung Chen, et al.
Published: (2005)

Reconfigurable Scan Chain Design for Delay Fault Testing
by: Chien-Fu Huang, et al.
Published: (2006)

A Satisfiability-Based Auto Test Pattern Generation for Path Delay Faults
by: Chih-HungWu, et al.
Published: (2005)

Simultaneous Test Pattern Generation for Clock Delay Fault and Transition Fault Based on Launch-on-Capture Test Architecture
by: Cho-Ming Liu, et al.
Published: (2013)

TRANS-DNR: A Dependent Non-Robust Path Delay Fault Simulator
by: 呂伍峰
Published: (1997)

A Parallel Pattern-Matching Virus Detector
by: Chia-ying Huang, et al.

Efficient Pattern Generation and Observation Point Insertion for Transition Fault Diagnosis
by: Yi-DaWang, et al.
Published: (2014)

Flip-Flop Grouping and Controlling for Low Power Test Patterns of Transition Delay Faults
by: Cherng-Wei Leu, et al.
Published: (2014)

Fault-tolerance on parallel computer systems
by: Zhu, Rong Ping, et al.
Published: (1994)

Pattern recognition by simulating parallel plane threshold devices
by: Barr, James Robert, 1936-
Published: (1965)

Parallel Simulations of Dynamic Earthquake Rupture along Geometrically Complex Faults on CMP Systems
by: Xingfu Wu, et al.
Published: (2011-06-01)

A Fast and Accurate Multilevel Delay Fault Simulator for Software-based Self-Testing
by: Hui-Tzuen Chen, et al.
Published: (2018)

TRANS: A Fast Path Delay Fault Simulator Based on Path Identification Technique
by: Lin Meng Chyi, et al.
Published: (1993)

3D IC Floorplanning Based on Parallel Simulated Annealing and Delay Aware
by: CHENG, YU-CHIEH, et al.
Published: (2017)

Fault-tolerant communications in parallel systems
by: Park, Seungjin
Published: (2013)

Recursive Constructions of Parallel FIFO and LIFO Queues with Switched Delay Lines
by: Po-Kai Huang, et al.
Published: (2006)

A study of multiple fault test pattern genertion for digital logic circuits
by: 郭達源
Published: (1991)