Physical timing models of COMS logic gates and their applications in timing analysis and transistor sizing

Physical timing models of COMS logic gates and their applications in timing analysis and transistor sizing

Show other versions (1)

博士 === 國立交通大學 === 電子工程研究所 === 78 ===

Bibliographic Details
Main Authors:	HUANG,ZHEN-SHENG, 黃振昇
Other Authors:	WU,CHONG-YU
Format:	Others
Language:	zh-TW
Published:	1990
Online Access:	http://ndltd.ncl.edu.tw/handle/65244217379956567393

PHYSICAL TIMING MODELS OF COMS LOGIC GATES AND THEIR APPLICATIONS IN TIMING ANALYSIS AND TRANSISTOR SIZING

PHYSICAL TIMING MODELS OF COMS LOGIC GATES AND THEIR APPLICATIONS IN TIMING ANALYSIS AND TRANSISTOR SIZING

by HUANG, ZHEN-SHENG, 黃振昇
Published 1990

Get full text

Others