Designing instruction fetch unit for the MARS system
碩士 === 國立臺灣大學 === 電機工程研究所 === 77 === MARS系統(代表Multiprocessor Architecture Reconciling Symbolic with Numer- ical Processing )為一兼具符號與數值處理能力之多處理機系統。它乃是透過精簡 指令集電腦與多處理機架構來支援計算機輔助超大型積體電路設計與人工智慧(主要 是Lisp語言)上的應用。本論文目的在設計該系統單處理機板上之指令擷...
Main Authors: | MA, YONG,-CHANG, 馬永昌 |
---|---|
Other Authors: | LAI, FEI-XIONG |
Format: | Others |
Language: | zh-TW |
Published: |
1989
|
Online Access: | http://ndltd.ncl.edu.tw/handle/02851909307959533191 |
Similar Items
-
The Design of Instruction Fetching and Decoding of Asynchronous Processor
by: Men-Shu Wu, et al.
Published: (2002) -
Design of trace caches for high bandwidth instruction fetching
by: Sung, Michael, 1975-
Published: (2009) -
High Bandwidth Instruction Fetch Mechanism
by: Yi-Tao Liao, et al.
Published: (2000) -
Fast Instruction Fetch and Prediction Using Predecoded Instruction Cache
by: Tseng, De-Wen, et al.
Published: (1996) -
Reducing Instruction Fetching Traffic Using Loop Buffer in Autonomous Instruction Memory Design
by: Shu, Yu-Sheng, et al.
Published: (2009)