Design of a switching network chip based on extra group network architecture

Design of a switching network chip based on extra group network architecture

碩士 === 國立交通大學 === 電信研究所 === 77 ===

Bibliographic Details
Main Authors:	DENG, TIAN-LONG, 鄧天隆
Other Authors:	SHEN, WEN-REN
Format:	Others
Language:	zh-TW
Published:	1989
Online Access:	http://ndltd.ncl.edu.tw/handle/19324089394739967612

Similar Items

The Design and Verification of a Switch Architecture for Network-on-chip
by: Chin-wen Lee, et al.
Published: (2011)

Low Power Network-on-Chip Switch Architecture Design
by: Ju-Yueh Lee, et al.
Published: (2006)

Switch Architecture Design for 3D Networks-on-Chip Application
by: Yun-Yuan Zeng, et al.
Published: (2011)

Design and Evaluation of Scheduling for Circuit-Switched Network-on-Chip Architectures
by: Jun-Hui Lee, et al.
Published: (2007)

A Switch for Tree-Based Routing Architectures in On-Chip Networks
by: Po-Hung Chen, et al.
Published: (2005)

A Versatile Hybrid Switch Architecture for On-Chip Networks
by: Sung-Tze Wu, et al.
Published: (2005)

Asynchronous Packet-switched Network-on-chip: Protocol and Architecture
by: Tsou, Po-Cheng, et al.
Published: (2010)

AN ON-CHIP NETWORK WITH PIPELINED SWITCHES FOR SYSTEM-ON-CHIP DESIGN
by: Ssu-Yuan Lin, et al.
Published: (2004)

A Low power Network-on-Chip Architecture Based on Low Switching Method
by: Hung-Yun Huang, et al.
Published: (2007)

An Efficient Routing Strategy for Networks-on-Chip with the Dynamic Architecture of the Switch
by: Min-Xuan Huang, et al.
Published: (2007)

Efficient Mapping and Scheduling for Circuit-Switched Network-on-Chip Architectures
by: Yu-Yuan Ding, et al.
Published: (2006)

Design and Implementation of A Tree-based Routing Switch for On-Chip-Networks
by: Tat-Seng Chang, et al.

Design of Self-Repair Architecture for Network-on-Chip
by: kuan-yu chen, et al.
Published: (2016)

Architectural Design and Analysis for Optical Network on Chip
by: Yang, Tsung Ying, et al.
Published: (2011)

A study on multicast switching architectures for ATM networks
by: 鄧姚文
Published: (1999)

Packet-Based Shared Link Architecture Design for Network on Chip
by: Pin-Zhang Huang, et al.
Published: (2006)

Design of Reliable and Secure Network-On-Chip Architectures
by: Ancajas, Dean Michael B
Published: (2015)

Architecture and physical design for advanced networks-on-chip
by: Jang, Woo Young
Published: (2011)

Architectures and Design Automation for Photonic Networks On Chip
by: Hendry, Gilbert R.
Published: (2011)

Design of a Wormhole Switch Circuit for Network on a Chip
by: Jia-hongTang, et al.
Published: (2013)

Design of a Pipelined Switch Circuit for Network on a Chip
by: Ming-huei Tseng, et al.
Published: (2008)

Efficient Switch scheduling for Circuit-Switched On-Chip Networks
by: Po-Chun Hsu, et al.
Published: (2005)

Switch Design of Network on Chip with Cost-Efficient Incremental-Based Routing Algorithm
by: Hung-Yuan Chen, et al.
Published: (2009)

Quantitative design space exploration of routing-switches for Network-on-Chip
by: M. C. Neuenhahn, et al.
Published: (2008-05-01)

Design of Buffer Clock-Gating Architecture for Network-on-Chip
by: Chi-Han Huang, et al.
Published: (2011)

Design of Adaptive Instruction Codec Architecture for Network-on-Chip
by: Jhen-Syuan Chen, et al.
Published: (2014)

Networks-on-Chip: Architectures, Design Methodologies, and Case Studies
by: Sao-Jie Chen, et al.
Published: (2012-01-01)

Expansible Network-on-Chip Architecture
by: PIRES, I. L. P., et al.
Published: (2018-05-01)

On-chip networks for manycore architecture
by: Cho, Myong Hyon, Ph. D. Massachusetts Institute of Technology
Published: (2014)

Design and Evaluation of Network-on-Chip Architectures for SoC Design
by: Chia-Ming Wu, et al.
Published: (2009)

Design and Implementation of a Multi Channel Circuit-Switched Network-on-Chip
by: Vali, Amin
Published: (2011)

Design and Implementation of a Multicast Router for Network-on-Chip Architectures
by: Zhi-Hong Ye, et al.
Published: (2011)

Design of a Network-on-Chip Architecture with Dynamically Reconfigurable Channels
by: Shih-Hsin Lo, et al.
Published: (2009)

Design Performance Enhancement Mechanisms for the On-Chip Network of the Multicore Architecture
by: Teng-Yao Hsu, et al.
Published: (2017)

Design and Evaluation of Fault-Tolerant Routing for Network-on-Chip Architectures
by: Wen-Shu Chen, et al.
Published: (2009)

Combining SDM-Based Circuit Switching with Packet Switching in a Router for On-Chip Networks
by: Angelo Kuti Lusala, et al.
Published: (2012-01-01)

Packet-switched on-chip FPGA overlay networks
by: Kapre, Nachiket Ganesh
Published: (2006)

New circuit switching techniques in on-chip networks
by: Shaoteng, Liu
Published: (2015)

Parallel-Architecture-Based Fuzzy-Neural-Network Chip Design For Pattern Recognition
by: Chen, Siangguei, et al.
Published: (2012)

Memory-based Two-stage Architecture for Fuzzy-Neural-Network Chip Design
by: Yo-Sheng Lai, et al.
Published: (2011)