An efficient algorithm for real-time median filtering and its VLSI architecture desing

An efficient algorithm for real-time median filtering and its VLSI architecture desing

碩士 === 國立成功大學 === 電機工程研究所 === 77 ===

Bibliographic Details
Main Authors:	CAI, CHONG-ZHOU, 蔡崇洲
Other Authors:	LI, ZHAO-YAN
Format:	Others
Language:	zh-TW
Published:	1989
Online Access:	http://ndltd.ncl.edu.tw/handle/00272073076647274431

Similar Items

VLSI Architecture and Implementation of Rank Order and Median Filter
by: Lin, Ching-Chih, et al.
Published: (1996)

Reconfigurable VLSI Architecture Design of Layer-Based Bilateral and Median Filtering
by: Ming-Yi Tai, et al.
Published: (2017)

Modular VLSI Design of Low-cost High-efficiency Median Filter
by: Chih-KunHsu, et al.
Published: (2017)

The VLSI Design and Implementation for One-Dimensional Median Filter
by: Chun-HsienYeh, et al.
Published: (2015)

VLSI Design of Low-Power One-Dimensional Median Filter
by: Chang-ShingLin, et al.
Published: (2017)

The Low-power VLSI Design for Sorting Unit and Median Filter
by: Shih-HsiangLin, et al.
Published: (2018)

VLSI multivariate data ordering median filter for color image processing
by: Yang, Wen Hao, et al.
Published: (1996)

Design Architecture of the Median Filter
by: Yu-Chung Chiang, et al.
Published: (2016)

A Low-Cost VLSI Architecture of the Bilateral Filter for Real-Time Image Denoising
by: Chih-Yuan Lien, et al.
Published: (2020-01-01)

Efficient VLSI Architectures of Bit-Level FIR Filter Modules and Filter Banks
by: Lee, Hwan-Rei, et al.

Efficient VLSI Architectures of Bit-Level FIR Filter Modules and Filter Banks
by: Lee, Hwan-Rei, et al.
Published: (1997)

New Architecture for High Throughput-Rate Real-Time 2-D DCT and the VLSI Design
by: Huang, Hsiang-Chou, et al.
Published: (1996)

Architectural Desing Studio Approach: “Galata Experience”
by: Haluk Çeti̇nkaya, et al.
Published: (2010-08-01)

Efficient Architecture and Implementation of Vector Median Filter in Co-Design Context
by: N. Masmoudi, et al.
Published: (2007-09-01)

An efficient parallel algorithm and VLSI architectures for jacobian computation
by: GUO,ZHI-XIAN, et al.
Published: (1990)

Architectures for the VLSI implementation of digital filters
by: Matharu, P. S.
Published: (1988)

Desing and Real-Time Analysis of a Direct Current Motor Controller
by: Reinier Torres Labrada, et al.
Published: (2011-10-01)

Effient VLSI Architectures for Space-Time Coding Algorithms
by: Passas, Georgios
Published: (2009)

Harware architectures for median filtering with linear complexity
by: XIONG, XU-PING, et al.
Published: (1993)

VLSI Architectures for Clustering Algorithms
by: Hui-Ya Li, et al.
Published: (2011)

Design of Efficient VLSI Architectures:Multiplier, 2-D Digital Filter, and Adaptive Digital Filter
by: Lan-Da Van, et al.
Published: (2001)

Power efficient and high performance VLSI architecture for AES algorithm
by: K. Kalaiselvi, et al.
Published: (2015-09-01)

A heterogeneous VLSI architecture for real-time image processing
by: Goodenough, Norman John
Published: (1995)

Desing and fabrication of the LPC processor for a real-time mendarin dictation machine
by: GUO, YI-HONG, et al.
Published: (1992)

Implosa desing
by: Malca, Steven
Published: (2016)

High performance VLSI architectures for recursive filtering
by: Woods, Roger
Published: (1990)

A Real-time VLSI Architecture with Embedded SRAM Array for Full Search Block Matching Algorithm
by: Kuang-Yao Chen, et al.
Published: (2008)

ROBUST CONTROL DESING FOR TIME DELAY SYSTEMS
by: Yung-chang Chen, et al.
Published: (1993)

An Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architecture
by: Cavallaro Joseph R, et al.
Published: (2006-01-01)

Fast Vector Quantization Codec Algorithm and Efficient VLSI Architecture Design
by: Chang Chien-Lung, et al.
Published: (1998)

Architectural anti-earthquake measures for architectural desing of buildings in earthquake-prone areas
by: Naser Hussain Khairi
Published: (2021-06-01)

Ameliorated mean adaptive median filtering algorithm
by: Zhang Hongming, et al.
Published: (2019-01-01)

The Parameterized VLSI Architecture of Genetic Algorithm
by: Yung-Ming Wang, et al.
Published: (2004)

Desing of LTCC Dual-Mode Ring-Resonator Bandpass Filters and Baluns
by: Yu-Jen Huang, et al.
Published: (2005)

A VLSI Architecture of Bilateral Filter for Image Denoising
by: Hsieh,Po-Shun, et al.
Published: (2017)

VLSI Architecture for Deblocking Filter in H.264/AVC
by: Jian-Ping Zeng, et al.
Published: (2007)

New VLSI architectures for 2-D digital filtering
by: 彭岫麟
Published: (1992)

Bit-serial VLSI architectures for adaptive lattice filtering
by: 李永樓
Published: (1992)

VLSI Architecture for Deblocking Filter in H.264/AVC
by: Chung-Ming Chen, et al.
Published: (2007)

VLSI Architectures of a Wiener Filter for Video Coding
by: Walid Walid, et al.
Published: (2021-08-01)