Computer aided digital signal processing-systolic array processor architecture design

Computer aided digital signal processing-systolic array processor architecture design

碩士 === 中原大學 === 電子工程研究所 === 77 ===

Bibliographic Details
Main Authors:	XING, DING-SHOU, 邢定首
Other Authors:	WANG, HUANG-SAN
Format:	Others
Language:	zh-TW
Published:	1989
Online Access:	http://ndltd.ncl.edu.tw/handle/14174663235451170534

Similar Items

Efficient systolic^^arrays for digital signal processing
by: WANG, JIN-LIANG, et al.
Published: (1987)

Novel cell architectures for systolic signal processing arrays
by: Ait-Boudaoud, Djamel
Published: (1991)

A study of algorithms for parallel computers and VLSI systolic processor arrays
by: Bekakos, Michael P.
Published: (1986)

A study of systolic algorithms for VLSI processor arrays and optical computing
by: Margaritis, Konstantinos G.
Published: (1987)

VISA-a versatile i^^mage systolic array processor
by: HUANG, RUI-HUANG, et al.
Published: (1987)

Implementation and performance analysis of a versatile image systolic array processor
by: CHEN, YI-YAO, et al.
Published: (1988)

A VLSI systolic array processor for complex singular value decomposition
by: Niessen, Christopher Charles
Published: (2006)

A systolic array based GTD processor with a parallel algorithm
by: Chou, Chun-Wei, et al.
Published: (2014)

A Half-Pixel Precision Full-Search Motion Estimation Processor Based on Semi-Systolic Array Architecture
by: Huang, Hong-Zen, et al.
Published: (1996)

Computer-aided systolic array formulation and maneuvering target tracking filter implementation
by: Xu, Shu-Rong, et al.
Published: (1986)

Low-power digital signal processor for hearing aids
by: Chang, Kuo-Chiang, et al.
Published: (2015)

Systolic array mapping of sequential algorithm for VLSI architecture
by: MA, YI-ZHENG, et al.
Published: (1986)

A Digital Signal Processor With Programmable Correlator Array Architecture For 3rd Generation Wireless Communication System
by: Chi-Kuang Chen, et al.
Published: (2000)

Formal synthesis of control signals for systolic arrays
by: Xue, Jingling
Published: (1992)

Architecture Research of Dynamic Reconfigurable Digital Signal Co-Processor
by: Huang Shang I, et al.
Published: (2003)

Architecture design and simulation of high-performance digital signal processors
by: 張金祺
Published: (2003)

Multiprocessor Architecture Designs for Radar Signal Processing Systems Based on General-Purpose Digital Signal Processors
by: Kuo-Chen Hung, et al.
Published: (2000)

Processor Array Architectures for Intrusion Detection System
by: Kai-tso Chang, et al.
Published: (2009)

Synthetic Aperture Radar signal processing on the Distributed Array Processor
by: Soraghan, John J.
Published: (1989)

Test Architecture for Systolic Array of Edge-Based AI Accelerator
by: Umair Saeed Solangi, et al.
Published: (2021-01-01)

SYSTOLIC ARRAY ARCHITECTURES FOR DISCRETE WAVELET TRANSFORM: A SURVEY
by: G. Nagendra Babu, et al.
Published: (2014-11-01)

Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair
by: Keewon Cho, et al.
Published: (2020-02-01)

An instruction systolic array architecture for multiple neural network types
by: Kane, Andrew
Published: (1998)

Systolic array architecture design of MAC and its application in interpolation
by: Guo, Jia-Rong, et al.
Published: (2013)

Parallel processor system for digital signal processing
by: Iskac, Abe
Published: (2006)

The computation of eigensystems using an array processor
by: Weston, James S. C.
Published: (1988)

Systolic array and its flow model
by: KUAI, DING-MING, et al.
Published: (1989)

DISTRIBUTED COMPUTING PROCESSOR FOR SIGNAL PROCESSING APPLICATIONS
by: Peterson, Krystal, et al.
Published: (2016)

The Core Module Design of a Digital Signal Processor for Embedded Architecture
by: Chi-Bin Teng, et al.
Published: (2002)

Digital image processing with the Motorola 56001 digital signal processor
by: Musoke, David
Published: (1992)

Digital processing of acoustic signals with application to an ASW signal processor
by: Adler, Vance Erick
Published: (2012)

Signal Processing on Ambric Processor Array : Baseband processing in radio base stations
by: Qasim, Muhammad, et al.
Published: (2008)

On design of systolic arrays
by: SUN, PEI-ZHEN, et al.
Published: (1987)

High Performance Systolic Array Core Architecture Design for DNA Sequencer
by: Saiful Nurdin Dayana, et al.
Published: (2018-01-01)

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless and Multirate Applications
by: H. Ho, et al.
Published: (2009-01-01)

Performance Modeling of Single Processor and Multi-Processor Computer Architectures
by: Commissariat, Hormazd P.
Published: (2014)

Analog Signal Processor for Adaptive Antenna Arrays
by: Hossu, Mircea
Published: (2008)

Analog Signal Processor for Adaptive Antenna Arrays
by: Hossu, Mircea
Published: (2008)

A real-time acoustic imaging system using digital signal processor array
by: Tsang, Kwong Man
Published: (1995)

Design and analysis of balanced computations on processor array
by: XIE, JIAN-CHENG, et al.
Published: (1990)

Cannot write session to /tmp/vufind_sessions/sess_6mb8i808f2qu3nnpkiituvbhg3