The simulation of two level cache memory

The simulation of two level cache memory

碩士 === 國立臺灣科技大學 === 工程技術研究所 === 76 ===

Bibliographic Details
Main Author:	黃俊廷
Other Authors:	1QH鑄九
Format:	Others
Language:	zh-TW
Published:	1990
Online Access:	http://ndltd.ncl.edu.tw/handle/09502335998254430388

Similar Items

The Performance Analysis of Two-Level Cache Memory for Superscalar Processors
by: Huang,Ming Jye, et al.
Published: (1995)

An Implementation of Two-Level Cache Controller
by: Huang,Biing-Huang, et al.
Published: (1995)

Memory Map: A Multiprocessor Cache Simulator
by: Shaily Mittal, et al.
Published: (2012-01-01)

Two Level Trace Cache
by: Bor-Naen Chen, et al.
Published: (1999)

Management strategies of the cache memory
by: HUANG, REN-BIN, et al.
Published: (1986)

A trace-driven simulation study of cache memories
by: Xiong, Bo
Published: (2011)

Functional Testing for Cache Memory Systems
by: Huang, Min-Cheng, et al.
Published: (1998)

Reconfigurable Cache Memory
by: Brewer, Jeffery Ramon
Published: (2009)

Efficient Simulation Alogorithm for Set-Associative Victim Cache Memory
by: 張延任
Published: (1997)

Critical Words Cache Memory
by: Gieske, Edmund Joseph
Published: (2008)

HARDWARE IMPLEMENTATION OF LEVEL TWO CACHE CONTROLLER IN PENTIUM
by: Wei-Chuan Tung, et al.
Published: (2000)

The Design of a Fast Multi-Level Cache Hierarchy Simulator
by: Hsu ,Chia-Chang, et al.
Published: (1995)

SACS : a cache simulator incorporating timing analysis with buffer and memory management
by: Smith, William G.
Published: (2013)

In-Memory Caching for Enhancing Subgraph Accessibility
by: Kyoungsoo Bok, et al.
Published: (2020-08-01)

Scalable primary cache memory architectures
by: Agarwal, Vikas
Published: (2008)

B+ TREE CACHE MEMORY PERFORMANCE
by: GIESKE, EDMUND J.
Published: (2004)

AMLP: Adaptive Memory-to-LLC Placement Policy for Hybrid Last-Level Cache
by: Chien-LunLo, et al.
Published: (2019)

Dynamic Level-2 Cache Memory Locking by Utilizing Multiple Miss Tables
by: Mocniak, Andrew Louis
Published: (2016)

A two-level cache design for multi-core system
by: Liang-Yu Kuo, et al.
Published: (2009)

Performance Enhancement by Two-Level Caches on Shared Bus ultiprocessors
by: Chen, Fang-Yi, et al.
Published: (1996)

A Memory Controller Caching Mechanism for HMC Memory Architecture
by: Ching-Jung Chen, et al.
Published: (2017)

DyCache: Dynamic Multi-Grain Cache Management for Irregular Memory Accesses on GPU
by: Hui Guo, et al.
Published: (2018-01-01)

Cache memory aware priority assignment and scheduling simulation of real-time embedded systems
by: Tran, Hai Nam
Published: (2017)

TIME-PREDICTABLE FAST MEMORIES: CACHES VS. SCRATCHPAD MEMORIES
by: Liu, Yu
Published: (2011)

A study of cache memory system on RISC
by: CHEN,XIN-QUAN, et al.
Published: (1991)

Cache Replacement for Video Delivery with Added External Cache
by: Chun-Te Wu, et al.
Published: (2004)

Simulated Cache Bookkeeping with LLVM
by: Palmkvist, Viktor, et al.
Published: (2015)

Two new protocols for cache coherence problem
by: HUANG, WEN-GIANG, et al.
Published: (1989)

Efficient Cache Bypassing and Adaptive Threads Controlling of Cache Memory for High Performance GPU Design
by: HUNG,CHI-CHAO, et al.
Published: (2019)

Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis
by: Liang Ma, et al.
Published: (2017-01-01)

Cache-Aware Batch Update for In-Memory Databases
by: Ting-Kang Chang, et al.
Published: (2017)

Cache memory coherence protocol for distributed systems
by: José Lisandro Aguilar Castro, et al.

Processor memory traffic characteristics for on-chip cache
by: Ho, Yui Luen, et al.
Published: (2013)

Adaptive caching for high-performance memory systems
by: Qureshi, Moinuddin Khalil Ahmed, 1978-
Published: (2008)

A Cooperative and Distributed Memory Cache System
by: Chung, Chen-Bin, et al.
Published: (2009)

Cache memory design in the FinFET era
by: Jakšić, Zoran
Published: (2015)

Cache-Assisted Broadcast-Relay Wireless Networks: A Delivery-Time Cache-Memory Tradeoff
by: Jaber Kakar, et al.
Published: (2019-01-01)

A Two-Level Cache for Distributed Information Retrieval in Search Engines
by: Weizhe Zhang, et al.
Published: (2013-01-01)

Using Shared Memory As A Cache In High Performance Cellular Automata Water Flow Simulations
by: Paweł Topa, et al.
Published: (2013-01-01)

Reducing Cache Conflicts by Multi-Level Cache Partitioning and Array Elements Mapping
by: Hsi-Chiuen Chen, et al.
Published: (1999)