Effects of I/O subsystem and cache memory on the performance of a multiprocessor system

Effects of I/O subsystem and cache memory on the performance of a multiprocessor system

碩士 === 國立交通大學 === 計算機工程研究所 === 76 ===

Bibliographic Details
Main Authors:	Zhou, Li-Min, 周立民
Other Authors:	Zhou, Qing-Rong
Format:	Others
Language:	zh-TW
Published:	1988
Online Access:	http://ndltd.ncl.edu.tw/handle/73829320763701307688

Similar Items

A high performance fault tolerant cache memory for multiprocessors
by: Luo, Xiao
Published: (2018)

Memory Map: A Multiprocessor Cache Simulator
by: Shaily Mittal, et al.
Published: (2012-01-01)

Memory Subsystem Simulation and Evaluation Environment for Suerscalar-based Multiprocessor System Design
by: Kuo-Hsin Peng, et al.
Published: (1993)

A Range-Based Cache Design For Shared-Memory Multiprocessors System
by: Ting, Kuo-Chang, et al.
Published: (1995)

A study on the performance of multiprocessor subsystem with split cycle bus
by: LIN, EN-CAI, et al.
Published: (1986)

Study the Influential Factors in the Hit Rate of Cache Memory for a Multiprocessors System
by: Ammar A. Zaqzuq
Published: (2016-12-01)

A Study on Memory Subsystem Design for Multiprocessor System and Implementation of its Simulation and Evaluation Environment
by: Su, Jen-Pin, et al.
Published: (1996)

The Design and Implementation of a Parallel Simulation Envir- onment for Shared Memory Subsystem in Multiprocessor System
by: Wei-Shen-Lai, et al.
Published: (1995)

Performance analysis of cache coherence protocols in shared-memory multiprocessor systems under generalized access environments /
by: Subramanian, Ramachandran
Published: (1996)

An ownership cache coherence protocol for shared-memory shared-bus multiprocessors
by: CHEN,SHENG-XIAN, et al.
Published: (1991)

Location Cache Design and Performance Analysis for Chip Multiprocessors
by: NEMETH, JASON
Published: (2008)

Hierarchical Tag Cache Memory and Extending SCI-Tree for Large- Scale Multiprocessor Systems
by: Lu, Ing-Zong, et al.
Published: (1996)

The study of cache coherence protocols in multiple-bus multiprocessor systems and their performance eualuation
by: LI, WEI-ZHAO, et al.
Published: (1989)

Design and implementation of a communications subsystem for the homogeneous multiprocessor
by: Prager, Walter
Published: (1989)

Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips
by: Hung, Austin
Published: (2006)

Cache Coherency for Symmetric Multiprocessor Systems on Programmable Chips
by: Hung, Austin
Published: (2006)

A new cache coherence scheme in multiprocessor systems
by: FAN,XIU-WEI, et al.
Published: (1991)

Verifying Cache Coherency Protocol in a Multiprocessor System
by: Liou, Ming-Feng, et al.
Published: (1993)

Latency reduction techniques in chip multiprocessor cache systems
by: Zhang, Michael Ruogu, 1977-
Published: (2007)

Scheduling Schemes for Reducing the False Sharing in Cache Coherent Multiprocessors
by: Jou, Ji-Ping, et al.
Published: (1996)

Caching in I-CSCF of UMTS IP Multimedia Subsystem
by: Meng-Hsun Tsai, et al.
Published: (2004)

Global partitioning of parallel loops and data arrays for caches and distributed memory in multiprocessors
by: Barua, Rajeev K. (Rajeev Kumar)
Published: (2007)

A virtual I/O monitor for multiple O.S. in multiprocessor systems
by: WANG, ZHI-MIN, et al.
Published: (1986)

A Simulation Study of Cache Coherent Clustered Multiprocessors
by: Kelvin Lin, et al.
Published: (1995)

Power Efficient Last Level Cache For Chip Multiprocessors
by: Mandke, Aparna
Published: (2015)

Power Efficient Last Level Cache for Chip Multiprocessors
by: Mandke, Aparna
Published: (2017)

Novel Cache Hierarchies with Photonic Interconnects for Chip Multiprocessors
by: Puche Lara, José
Published: (2021)

DHT-based Caching for I-CSCFs in the UMTS IP Multimedia Subsystem
by: Chun-Ta Chen, et al.
Published: (2008)

Efficient and Scalable Cache Coherence for Many-Core Chip Multiprocessors
by: Ros Bardisa, Alberto
Published: (2009)

Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs
by: Suh, Taeweon
Published: (2007)

A Low Power Cache Coherence Protocol Design for Multiprocessors
by: Chia-yung Lin, et al.
Published: (2012)

Torus with Slotted Rings Architecture for a Cache-Coherent Multiprocessor
by: Wen-Chuan Chao, et al.
Published: (1994)

Design and Analysis of Location Cache in a Network-on-Chip Based Multiprocessor System
by: Ramakrishnan, Divya
Published: (2009)

The memory management of the multiprocessor operating system
by: LIN, ZI-WEN, et al.
Published: (1988)

Memory System Design for Chip-Multiprocessors
by: Karlsson, Martin
Published: (2005)

Memory Access Problems in Multiprocessor Systems
by: Hoogendoorn, C. H.
Published: (1975)

Micro benchmarks for multiprocessor memory hierachy performance
by: Hristea, Cristina-Ana-Maria
Published: (2008)

A Dynamic Task Scheduling Method for Less Cache Contention on Chip Multiprocessor Systems
by: Cheyin Liao, et al.
Published: (2006)

A hierarchical directory scheme for large-scale cache coherent multiprocessors
by: Maa, Yeong-Chang
Published: (1994)

The design issues of multiprocessor operating system
by: Xu, Shi-Min, et al.
Published: (1986)