Implementation and performance analysis of a versatile image systolic array processor

Implementation and performance analysis of a versatile image systolic array processor

碩士 === 國立交通大學 === 計算機工程研究所 === 76 ===

Bibliographic Details
Main Authors:	CHEN, YI-YAO, 陳怡堯
Other Authors:	CHEN, NIAN
Format:	Others
Language:	zh-TW
Published:	1988
Online Access:	http://ndltd.ncl.edu.tw/handle/06030136985737951775

Similar Items

VISA-a versatile i^^mage systolic array processor
by: HUANG, RUI-HUANG, et al.
Published: (1987)

A systolic array based GTD processor with a parallel algorithm
by: Chou, Chun-Wei, et al.
Published: (2014)

A study of algorithms for parallel computers and VLSI systolic processor arrays
by: Bekakos, Michael P.
Published: (1986)

A study of systolic algorithms for VLSI processor arrays and optical computing
by: Margaritis, Konstantinos G.
Published: (1987)

A VLSI systolic array processor for complex singular value decomposition
by: Niessen, Christopher Charles
Published: (2006)

Computer aided digital signal processing-systolic array processor architecture design
by: XING, DING-SHOU, et al.
Published: (1989)

Simple Processor of Versatile Fruit
by: Pei-Ching Lin, et al.
Published: (2015)

Systolic array implementation for adaptive eigensubspace algorithms
by: HONG, JING-ZHE, et al.
Published: (1993)

Field-Programmable Gate Array Implementation of a Scalable Integral Image Architecture Based on Systolic Arrays
by: De la Cruz, Juan Alberto
Published: (2011)

The design and implementation of a systolic array silicon compiler
by: Sun, Xiaoling
Published: (1987)

ASIC Design and Implementation of DFT and MLSE with Systolic Array
by: Hao-jie Yang, et al.
Published: (2003)

Implementation of Autoencoders with Systolic Arrays through OpenCL
by: Rafael Gadea-Gironés, et al.
Published: (2021-01-01)

On design of systolic arrays
by: SUN, PEI-ZHEN, et al.
Published: (1987)

A Half-Pixel Precision Full-Search Motion Estimation Processor Based on Semi-Systolic Array Architecture
by: Huang, Hong-Zen, et al.
Published: (1996)

A versatile I/O system for a real time image processor
by: Adkar, Sanjay
Published: (2014)

Implementation of Montgomery's Modulation Multiplication Algorithm Using Systolic Array
by: Yun-Kuen Yan, et al.

FPGA design and implementation of systolic array-based viterbi decoders
by: Guo, Man
Published: (2002)

Implementation Systolic Array for Block-Matching Algorithm and Motion Vector Quantization Using VHDL
by: Pei-Hsien Chen, et al.
Published: (2001)

Design of Systolic Arrays for Tolerating Timing Errors
by: Chia-Sheng Chen, et al.
Published: (2010)

Design of a systolic array for image reconstruction of computed tomography
by: 王嘉安
Published: (1989)

Performance analysis and design of area efficient fault-tolerant systolic arrays
by: Esonu, Michael O
Published: (1991)

Adaptive identification by systolic arrays.
by: Willis, Paul A., et al.
Published: (2012)

A systolic array implementation of a Reed-Solomon encoder and decoder.
by: McKenzie, Stephen Scott.
Published: (2012)

Parallel implementation of template matching on hypercube array processors
by: Chai, Sin-Kuo
Published: (1989)

The synthesis of a systolic array system
by: Xu, Xi-Yuan, et al.
Published: (1987)

Systolic arrays of motion estimation and nonlinear filters for image sequence filtering
by: 楊狄龍
Published: (1998)

Systolic array and its flow model
by: KUAI, DING-MING, et al.
Published: (1989)

A systolic-array implementation of maximum-likelihood soft-decision sequential decoding
by: Hsin-Ming Chung, et al.
Published: (1999)

A Real-Time Symbol-Optimum Multiuser Detection with Systolic Array Implementation
by: Jau-Yuan Hsu, et al.
Published: (2000)

Computer-aided systolic array formulation and maneuvering target tracking filter implementation
by: Xu, Shu-Rong, et al.
Published: (1986)

An Efficiency Systolic Array Algorithm for the Longest Common Subsequence Problem and FPGA Implementation
by: Guan-Ting Huang, et al.
Published: (2010)

Algorithmic study on systolic array structures.
by: Souza, Leopoldo Jorge De.
Published: (2012)

Systolic array for universal matrix arithmetic
Published: ()

A New Efficiency Systolic Algorithm for the Longest Common Subsequence Problem and FPGA Implementation
by: Yi-Chun Chen, et al.
Published: (2010)

Continuous systolic pressure measurement based on analysis of photoplethysmogram
by: Hsiang-yao Wang, et al.
Published: (2004)

Word-Based Systolic Processor for Field Multiplication and Squaring Suitable for Cryptographic Processors in Resource-Constrained IoT Systems
by: Atef Ibrahim, et al.
Published: (2021-07-01)

Implementing CAL Actor Component on Massively Parallel Processor Array
by: Khanfar, Husni
Published: (2010)

Systolic array mapping of sequential algorithm for VLSI architecture
by: MA, YI-ZHENG, et al.
Published: (1986)

High Performance Systolic Array Core Architecture Design for DNA Sequencer
by: Saiful Nurdin Dayana, et al.
Published: (2018-01-01)

Language extensions for array processor and multi-processor configurations
by: Orr, Rodney Alister
Published: (1986)

Cannot write session to /tmp/vufind_sessions/sess_vnlbmurpchncbf8dbop8rii6ar