A high performance and testable CMOS PLA automatic generator for VLSI system design

A high performance and testable CMOS PLA automatic generator for VLSI system design

碩士 === 國立交通大學 === 電子研究所 === 75 ===

Bibliographic Details
Main Authors:	SHI, GI-YU, 石啟宇
Other Authors:	CHEN, WEN-REN
Format:	Others
Language:	zh-TW
Published:	1987
Online Access:	http://ndltd.ncl.edu.tw/handle/01825598049974944270

Similar Items

Scan path design of PLA to improve its testability in VLSI realization
by: Chiang, Kang-Chung
Published: (1986)

High-Frequency CMOS VLSI Chip Testability and on-Chip Interconnect Modeling
by: Shultz, Evan Ross
Published: (2005)

Testability and redundancy techniques for improved yield and reliability of CMOS VLSI circuits
by: Bensouiah, Djamel Abderrahmane
Published: (1992)

Pseudoexhaustive testable PLA design with low overhead
by: ZHENG,YUN-ZHONG, et al.
Published: (1990)

Logic minimization for testable PLA
by: HUANG, GUO-HAO, et al.
Published: (1989)

Design for Testability Techniques to Optimize VLSI Test Cost
by: Donglikar, Swapneel B.
Published: (2014)

Circuit Design of Built-In Self Testable and Repairable CMOS Memory Chips
by: Ing-Heng Shih, et al.
Published: (1999)

Testable and fault-tolerant VLSI array systems
by: 呂學坤
Published: (1995)

IMPROVED TESTABILITY METHOD FOR MESH-CONNECTED VLSI MULTIPROCESSORS
by: Jamil Al-Azzeh
Published: (2018-08-01)

Cost modelling for VLSI circuit conversion to aid testability
by: Miles, J. R.
Published: (1988)

Testable Design and Analysis of TBLB and Dithered TBLB CMOS Circuit
by: Yu-Fu Pan, et al.
Published: (2014)

High-level design for testability
by: Shi, Cheng
Published: (1993)

High Speed and Low Voltage CMOS PLA Design
by: YAU-JIA FAN, et al.
Published: (2002)

On random testing:testability analysis, testable design, and their application on a RISC-type processor
by: GIU,GI-WEN, et al.
Published: (1989)

Application and Studying for Design-for-Testability
by: 施振宇
Published: (1998)

Setting CMOS environment for VLSI design
by: Chung, Chih-Ping
Published: (1989)

Timing verification in digital CMOS VLSI design
by: Yang, Hai-Gang
Published: (1991)

A methodology for producing and testing a Genesil Silicon Compiler designed VLSI chip which incorporates Design for Testability
by: Pooler, Brian Lee
Published: (2013)

Testability Design and Testability Analysis of a Cube Calculus Machine
by: Zhou, Lixin
Published: (1995)

Design-rule independent layout generation of PLA and gate matrix layouts for CMOS technologies
by: Gagne, David A.
Published: (2010)

Conception de PLA CMOS
by: Dandache, Abbas
Published: (1986)

Automatic Multi-Cycle Path Assertion Property Generation in VLSI Designs
by: Shih-Kuei Wei, et al.
Published: (2006)

CMOS VLSI circuits for imaging
by: Wang, Guoyu
Published: (1993)

Automated performance optimisation of combinational VLSI CMOS structures
by: Mather, Peter James
Published: (1995)

Design of analog VLSI circuits in BICMOS/CMOS technology /
by: Zarabadi, Seyed Ramezan
Published: (1992)

A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems
by: Cui, Lianfa
Published: (2013)

A built-in testable architecture and design method for on-chip error correction circuits of embedded memories in VLSI/ASIC systems
by: Cui, Lianfa
Published: (2013)

Automatic design for VLSI array system
by: HUANG,DONG-HAO, et al.
Published: (1990)

An Adaptive Body-Bias Generator for Low Voltage CMOS VLSI Circuits
by: Ashok Srivastava, et al.
Published: (2008-01-01)

Modeling deep submicron VLSI CMOS devices considering thermal effects
by: Chen, Yu Guang, et al.
Published: (1995)

The Integration of a Testable CMOS Image Sensor with Ideal Logarithmic Output Response
by: Sih Fang Chen, et al.
Published: (2002)

Low Power Alternating Logic Testable CMOS Array Multiplier and Analog Estimator
by: Yeh, Ming-Chieh, et al.
Published: (1997)

Low Power Alternating Logic Testable CMOS Array Multiplier and Analog Estimator
by: Ye, Ming-Jie, et al.
Published: (1997)

VLSI systems for high performance image generation
by: Nimmo, Andrew D.
Published: (1991)

Design for testability of communication protocols
by: Loureiro, Antonio Alfredo Ferreira
Published: (2009)

Multiple-Branch Testable Design
by: Ruey-Feng Chen, et al.
Published: (1999)

Testability design rule checker
by: CHEN, JIN-ZHUO, et al.
Published: (1989)

Design for testability of communication protocols
by: Loureiro, Antonio Alfredo Ferreira
Published: (2009)

Testable Design of ARM Based Core
by: Yu-Yuan Tzeng, et al.
Published: (2001)

PERFORMANCE OF LEAKAGE POWER MINIMIZATION TECHNIQUE FOR CMOS VLSI TECHNOLOGY
by: T. Tharaneeswaran, et al.
Published: (2012-06-01)