The design of BCH product decoder with controllable code rate

The design of BCH product decoder with controllable code rate

碩士 === 國立成功大學 === 電機工程研究所 === 75 ===

Bibliographic Details
Main Authors:	WU, GI-ZONG, 吳其宗
Other Authors:	WANG, JUN-FA
Format:	Others
Language:	zh-TW
Published:	1987
Online Access:	http://ndltd.ncl.edu.tw/handle/30248317948022041489

Similar Items

Design of decoders beyond BCH bound for BCH codes
by: 黃素雅
Published: (1992)

BCH Code Selection and Iterative Decoding for BCH and LDPC Concatenated Coding System
by: 陳品翰
Published: (2012)

Design and Implementation of Maximum Likelihood Decoders for the BCH Codes
by: Chiou, Ming-Cheng, et al.
Published: (1997)

A new approach for the decoding of BCH codes
by: Lin, Shan-Wei, et al.

CYCLOTOMIC CLASSES IN THE NORMING DECODING BCH-CODES
by: D. N. Hoang, et al.
Published: (2019-06-01)

Programmable Encoders and Decoders for Binary BCH Codes--Study and VLSI Design
by: Te-wan Shieh, et al.
Published: (1998)

ANALYSIS OF DECODERS BIT ERROR FOR RIJNDAEL And BCH codes
by: D. M. Bildziuk, et al.
Published: (2019-06-01)

Generic BCH codes. Polynomial-norm error decoding
by: Alexander V. Kushnerov, et al.
Published: (2020-07-01)

On the Early Stopped Euclidean Algorithm for the Decoding of BCH Codes
by: Hsiu-Wen Wang, et al.
Published: (1999)

Decoding BCH Codes Based on Welch-Berlekamp Algorithm
by: Tso Shen, et al.
Published: (2010)

CORRECTION commute decoder for Multiple Errors WITH not primitive BCH-codes
by: V. A. Lipnitski, et al.
Published: (2019-06-01)

NORMING DECODING OF BCH CODES WITH THE FIRST ZERO COMPONENTS OF THE SYNDROME
by: D. N. Hoang, et al.
Published: (2019-06-01)

Soft-Decision BCH Decoder Design for NAND Flash Controller
by: Ku, Ming-Haur, et al.
Published: (2012)

Some aspects of BCH decoding
by: el-Guebaly, Samy
Published: (2012)

A systolic decoder for double-error-correcting binary BCH codes
by: 白偉君
Published: (1991)

Study of Parallel Encoder and Decoder of BCH
by: Jung-Yu Chen, et al.
Published: (2010)

The Studies of Decoding Algorithm for BCH codes, Reed-Solomon Codes and Generalized Reed-Solomon Codes
by: Ming-Hua Chang, et al.
Published: (2008)

BCH/RS Decoder for DVB-S2/S and Flash Memory Application
by: Jauyet Wu, et al.
Published: (2006)

On Step-by-Step Complete Decoding of Triple-Error-Correcting Binary BCH Code
by: Chien-Wei Hsiao, et al.
Published: (2004)

Concatenated BCH and LDPC Coding Scheme with Iterative Decoding Algorithm for Flash Memory
by: Shu-Sian Li, et al.
Published: (2014)

An Improved Concatenation Scheme of BCH-Polar Codes With Low-Latency Decoding Architecture
by: Yu Wang, et al.
Published: (2019-01-01)

A Study of Direct Decoding Method for Parallelism BCH Decoder
by: Hua-Ching Tzeng, et al.
Published: (2014)

VLSI Design for Long BCH Codes
by: Yu-Wei Hsu, et al.
Published: (2008)

Parallel Error Correction Logic for BCH Decoder
by: MING-SHENG ZHANG, et al.
Published: (2016)

Area-Efficient Soft BCH and RS Decoders
by: Lin, Yi-Min, et al.
Published: (2011)

A Simple Scheme for Belief Propagation Decoding of BCH and RS Codes in Multimedia Transmissions
by: Marco Baldi, et al.
Published: (2008-01-01)

The IC design of a Long BCH code
by: Che-Wei Chang, et al.
Published: (2005)

Optimum implementation of BCH codes
by: Kumar, G. A.
Published: (2020)

FPGA based a realization of BCH step-by-step decoding
by: Wen Cheng Chou, et al.
Published: (2006)

Optimization of Multi-Channel BCH Error Decoding for Common Cases
Published: (2015)

Analysis of Blind Reconstruction of BCH Codes
by: Soonhee Kwon, et al.
Published: (2020-11-01)

On the undetected error probability of BCH codes
by: Chong, William
Published: (2008)

On the undetected error probability of BCH codes
by: Chong, William
Published: (2008)

A decoding method of an n length binary BCH code through (n + 1)n length binary cyclic code
by: TARIQ SHAH, et al.
Published: (2013-09-01)

Design and Implementation of Key Equation Solver for RS and BCH codes
by: Tsai, Hung-Yuan, et al.
Published: (2013)

Area-Optimized Fully-Flexible BCH Decoder for Multiple GF Dimensions
by: Byeonggil Park, et al.
Published: (2018-01-01)

A Low-Complexity and High-Throughput RTL Design of a BCH (15,7) Decoder
by: Hendra Setiawan
Published: (2012-09-01)

A Low-Complexity and High-Throughput RTL Design of a BCH (15,7) Decoder
by: Hendra Setiawan
Published: (2013-09-01)

Performance of FSO-OFDM based on BCH code
by: Jiao Xiao-lu, et al.
Published: (2016-01-01)

Construction of Some New Quantum BCH Codes
by: Ming Zhang, et al.
Published: (2018-01-01)