Design of a configurable VLSI chip for gray-scale morphological operations

Design of a configurable VLSI chip for gray-scale morphological operations

碩士 === 國立成功大學 === 資訊工程研究所 === 75 ===

Bibliographic Details
Main Author:	陳哲生
Other Authors:	LUO, GNG-CHANG
Format:	Others
Language:	zh-TW
Published:	1992
Online Access:	http://ndltd.ncl.edu.tw/handle/05555799201425972751

Similar Items

Design of Highly Efficient VLSI Arichecture for Configurable DWT
by: Wen-Yi Chen, et al.
Published: (2002)

VLSI Implementation of a Run-time Configurable Computing Integrated Circuit - The Stallion Chip
by: He, Yingchun
Published: (2014)

VLSI Design of Back Propagation Networks with On-Chip Learning
by: Gang-Yaw Kuo, et al.
Published: (2002)

A VLSI chip set design for the discrete Fourier transform
by: ZHONG, GI-GUN, et al.
Published: (1988)

VLSI Design of A Polygonal Field Programmable Interconnect Chip
by: Chan Wu-Pin, et al.
Published: (1999)

Generic VLSI architectures : chip designs for image processing applications
by: Le Riguer, E. M. J.
Published: (2001)

Maximal Power Estimation for CMOS Combinational and Sequential Circuits in VLSI Chip Design
by: Chen, Wang-Jin, et al.
Published: (1998)

A VLSI Chip Design for Spectral Estimation of Heart Rate Variability
by: Yu Juan, et al.
Published: (2018)

VLSI Design and Implementation of Configurable Cell-Search Engine for W-CDMA
by: Jung-Ren Wang, et al.
Published: (2002)

A VLSI Architecture and Chip for Motion Estimation
by: Ding-Kuen Yeh, et al.
Published: (1993)

A VLSI Chip for Computing the BPN Algorithm
by: 游竹
Published: (1993)

Automatic placement on rectangular building block layout for VLSI chip design
by: JIA, CHANG-DE, et al.
Published: (1988)

VLSI Design of the Bayesian Neural Network chip for Speech Recognition System
by: Jia-Ru Lee, et al.
Published: (1994)

Error concealment algorithm and VLSI chip design for MPEG decoding system
by: Shih-Wen Chou, et al.
Published: (2003)

VLSI Design of the Cepstrum and Bayesian Network Chips for Speech Recognition System
by: Yuen Lin Chiang, et al.
Published: (1993)

Implementation Techniques of Segmented Bus Design for Low-Power VLSI Chips
by: I-Oing Hsu, et al.
Published: (1998)

Chip Design and Implementation of A New Gray Motion Estimator
by: Chung-Ping Chang, et al.
Published: (1999)

VLSI Array Processor Chip Subsystems and Circuits Design for Real-Time Image Processing
by: Chen, Jiann Bin, et al.
Published: (1994)

Design and Implementation of a VLSI Real-Time ECG Adaptive Sampling Chip
by: Lin, Wu Luan, et al.
Published: (1998)

High-Frequency CMOS VLSI Chip Testability and on-Chip Interconnect Modeling
by: Shultz, Evan Ross
Published: (2005)

An analog VLSI chip for estimating the focus of expansion
by: McQuirk, Ignacio Sean
Published: (2008)

Packaging solution for VLSI electronic photonic chips
by: Lee, Chieh-feng
Published: (2008)

Neuromorphic VLSI circuits for an electronic nose chip
by: Tang, Kea-Tiong
Published: (2001)

Self-Configurable On-Chip Autonomous Learning Processor Design
by: Chen, Yi-Syuan, et al.
Published: (2019)

A VLSI Architecture and Chip for the computing the DTW algorithm
by: Maw-Shiun Yan, et al.
Published: (1993)

A VLSI Architecture and Chip for the Two-Dimensional DCT
by: Andy Chiou, et al.
Published: (1993)

VLSI parallel architecture and chip design for 2-D discrete cosine transform
by: Wu, Meng Xun, et al.
Published: (1996)

Research on Mixed-Mode VLSI Chip Design for PH-Meter System Application
by: Jin-Sheng Hsieh, et al.
Published: (1999)

Routing the power and ground wires on a VLSI chip
by: Moulton, Andrew Strout
Published: (2005)

Design of the configuration and diagnostic units of the MAP chip
by: Klayman, Klaus
Published: (2008)

Design a VLSI chip for the main processor array of a relational database machine
by: Wu, Jae Ling, et al.

VLSI architecture for graylevel morphology and its application
by: CHEN,ZONG-XIN, et al.
Published: (1990)

The VLSI Architecture Design and Implementation of the Configurable and Low-Complexity Joint-MMSE GFDM Receiver
by: Yu-An Lai, et al.
Published: (2019)

Design and Fabrication of Gray-Scale Masks
by: Kang-Hung Liu, et al.
Published: (2000)

An architectural synthesis tool for VLSI signal processing chips
by: Trainor, David William
Published: (1995)

VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm
by: Rachmad Vidya Wicaksana Putra, et al.
Published: (2016-06-01)

A VLSI Chip for Stage-Pipelined Implementation of Large DFT
by: Rong-Tyh Wang, et al.
Published: (1994)

A Transceiver VLSI Chip for ATM User-Network Interface
by: Lai, I-Liang, et al.
Published: (1994)

Research on Low-Power VLSI Chip Design for pH-Meter System Application
by: Gow-Long Dong, et al.
Published: (2000)

The Design of Motion Estimation Processor and CoDec VLSI Chip for Video Image Compression
by: Ren-Tian Jiang, et al.
Published: (1994)