Integrated entry and verification system for VLSI design
碩士 === 國立臺灣大學 === 電機工程研究所 === 74 ===
Main Authors: | YUAN, YUN-ZHONG, 袁允中 |
---|---|
Other Authors: | PANG, TAI-MIN |
Format: | Others |
Language: | zh-TW |
Published: |
1986
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91917311693474696239 |
Similar Items
-
On Synthesis and Optimization of VLSI Designs for Verification
by: Chen, Yung-Chih, et al.
Published: (2011) -
Timing verification in digital CMOS VLSI design
by: Yang, Hai-Gang
Published: (1991) -
VLSI Architecture Design for SVM-Based Speaker Verification
by: Li-Xun Lian, et al.
Published: (2013) -
A VLSI Design of Error-Correction Decoder for Super Density Disc System
by: Yuan, Chih, et al.
Published: (1996) -
The study on functional verification of VLSI layout
by: CHEN, LIANG-JI, et al.
Published: (1986)