Design and implementation of a VLSI layout system

Design and implementation of a VLSI layout system

碩士 === 國立臺灣大學 === 電機工程研究所 === 74 ===

Bibliographic Details
Main Authors:	ZAN, SHUN-XIONG, 詹舜雄
Other Authors:	YU, HUI-ZHONG
Format:	Others
Language:	zh-TW
Published:	1986
Online Access:	http://ndltd.ncl.edu.tw/handle/32010482348728502753

Similar Items

Problems in VLSI layout design /
by: Sprague, Alan P.
Published: (1988)

Algorithm to layout (ATL) systems for VLSI design
by: Lynch, Michael Andrew
Published: (1986)

A distributed design rule checker for VLSI layouts
by: Al-Mahmood, Saiyid Jami Islah Ahmad
Published: (2014)

Circuit recognition of VLSI layouts.
by: Swisher, Joel V.
Published: (2013)

Layout optimization in ultra deep submicron VLSI design
by: Wu, Di
Published: (2006)

Layout optimization algorithms vor VLSI design and manufacturing
by: Xu, Gang, 1974-
Published: (2008)

Topology-Preserving Layout Migration for VLSI Cell Design
by: De-Shiun Fu, et al.

The study on functional verification of VLSI layout
by: CHEN, LIANG-JI, et al.
Published: (1986)

Extraction and modelingof VLSI cell layout
by: YE, GUO-GU, et al.
Published: (1987)

The application of graph algorithms to VLSI layout
by: Finney, Andrew Martin
Published: (1989)

Yield improvement of VLSI layout using local design rules
by: Allan, Gerard A.
Published: (1992)

A hierarchical layout compactor for VLSI circuits
by: Chang-Ching Yeh, et al.
Published: (1995)

Automatic placement on rectangular building block layout for VLSI chip design
by: JIA, CHANG-DE, et al.
Published: (1988)

One-dimensional compaction strategy for VLSI symbolic layout system
by: Kim, Cheongbu
Published: (1988)

Intelligent circuit recognition for VLSI layout verification
by: Griffin, Glenn
Published: (2014)

Electromigration modeling and layout optimization for advanced VLSI
by: Pak, Jiwoo
Published: (2015)

VLSI Layout of a Back-Propagation Neuro-Microprocessor
by: Jian-Ming Li, et al.
Published: (2006)

A Power and Ground Routing Methodology for VLSI Layout.
by: Jun-Cheng Chi, et al.
Published: (2001)

AN ALGORITHM FOR ASSEMBLING A COMMON IMAGE OF VLSI LAYOUT
by: Y. Y. Lankevich
Published: (2016-09-01)

A gate matrix approach to VLSI logic layout
by: Gani, Sohail M.
Published: (1990)

A VLSI shuffle exchange layout of Viterbi's Algorithm
by: Mann, Karl D.
Published: (2013)

A VLSI shuffle exchange layout of Viterbi's Algorithm
by: Mann, Karl D.
Published: (2013)

Implementation of algorithms to determine the capacitance sensitivity of interconnect parasitics in the Magic VLSI layout tool
by: Huang, Nick Kuan-Hsiang
Published: (2009)

Implementation of algorithms to determine the capacitance sensitivity of interconnect parasitics in the Magic VLSI layout tool
by: Huang, Nick Kuan-Hsiang
Published: (2009)

Implementation of algorithms to determine the capacitance sensitivity of interconnect parasitics in the Magic VLSI layout tool
by: Huang, Nick Kuan-Hsiang
Published: (2009)

Using GPU to Improve the Drawing Performance of VLSI Layout
by: Wei-Cheng Chiu, et al.
Published: (2010)

Sensitivity analysis for VLSI layout using Voronoi diagram
by: Lee Che-Rung, et al.
Published: (2000)

The Modeling and Analysis Methodology on Components of VLSI Layout Image
by: Long-Chang Yeh, et al.
Published: (1998)

Case studies on lithography-friendly vlsi circuit layout
by: Shah, Pratik Jitendra
Published: (2010)

VLSI design and implementation of LISC
by: Yang, Zheng-Xun, et al.
Published: (1986)

The VLSI design and implementation of LISCP
by: Cai, De-Zong, et al.

An optimization algorithm based on grid-graphs for minimizing interconnect delay in VLSI layout design
by: Mohd. Hani, Mohamed Khalil, et al.
Published: (2009)

An Efficient Hybrid Heuristic and Probabilistic Model for the Gate Matrix Layout Problem in VLSI Design
by: Bagchi, Tanuj
Published: (1993)

Automatic Synthesis of VLSI Layout for Analog Continuous-time Filters
by: Robinson, David Lyle
Published: (1995)

New Convex Relaxations for the Maximum Cut and VLSI Layout Problems
by: Ferreira Fialho dos Anjos, Miguel Nuno
Published: (2006)

New Convex Relaxations for the Maximum Cut and VLSI Layout Problems
by: Ferreira Fialho dos Anjos, Miguel Nuno
Published: (2006)

Graph-based representations and coupled verification of VLSI schematics and layouts
by: Bamji, Cyrus S
Published: (2005)

A study of trench capacitor for VLSI
by: CAI, CE-XIONG, et al.
Published: (1987)

Layout Technologies for Simulation and Measurement Compensation on Sensor SOC Design
by: Su,Yu-Shun, et al.
Published: (2017)

An integrated approach to block placement, routing and compaction in VLSI circuit layout
by: 蔡加春
Published: (1991)

Cannot write session to /tmp/vufind_sessions/sess_00olb4hh09f9ckf370odk45hbj