MPIP:a real-time multi-row pipeline image processor

MPIP:a real-time multi-row pipeline image processor

碩士 === 國立交通大學 === 計算機工程研究所 === 74 ===

Bibliographic Details
Main Authors:	Zhang, Jue-Wei, 張厥煒
Other Authors:	Chen, Ren
Format:	Others
Language:	zh-TW
Published:	1986
Online Access:	http://ndltd.ncl.edu.tw/handle/05174766422227230081

Similar Items

A pipelined parallel processor for real-time edge detection
by: McIlroy, C. D.
Published: (1984)

Investigations into the role of mPIP, the mouse homologue of hPIP/GCDFP-15, in innate host defense
by: Nistor, Andreea
Published: (2008)

Investigations into the role of mPIP, the mouse homologue of hPIP/GCDFP-15, in innate host defense
by: Nistor, Andreea
Published: (2008)

Investigations into the role of mPIP, the mouse homologue of hPIP/GCDFP-15, in innate host defense
by: Nistor, Andreea
Published: (2008)

A hierarchical pipeline processor for image analysis
by: Sheblee, Jafer Sadeg
Published: (1990)

Self-Timed Design of an Asynchronous Pipeline Processor
by: Chiung-Chi Lin, et al.
Published: (1996)

Opportunistic Design Margining for Area and Power Efficient Processor Pipelines in Real Time Applications
by: Mini Jayakrishnan, et al.
Published: (2018-03-01)

AN ADAPTIVE SCHEDULER IN MULTI-PROCESSOR REAL-TIME SYSTEMS
by: Shieh-Jie Hsu, et al.
Published: (2007)

Resource Optimization in Multi-processor Real-time Systems
by: Faragardi, Hamid Reza
Published: (2017)

Real-time spatial-domain image enhancement processor design
by: RUAN, WEI-LI, et al.
Published: (1992)

Image Scaling Processor VLSI Design for Real-Time Multimedia Applications
by: Hang-Ju Chang, et al.
Published: (2016)

The Design of a Pipelined FFT processor
by: WEI-CHENG WU, et al.
Published: (2006)

A Multi-core processor for hard real-time systems
by: Paolieri, Marco
Published: (2011)

Processor Pipelines and Static Worst-Case Execution Time Analysis
by: Engblom, Jakob
Published: (2002)

= Structured video computing and content-based retrieval in a video information system
by: 張厥煒
Published: (1996)

REAL-TIME SIGNAL PROCESSOR
by: NELSON LUIZ RIET CORREA
Published: (1982)

VLSI Implementation of a Real-Time Multi-Face Detection Processor
by: Yu-juei Chen, et al.
Published: (2008)

VLSI design for pipelined FFT processors
by: Stuart, David Charles
Published: (2013)

Power Estimation of Pipeline FFT Processors
by: S. Reza TALEBIYAN, et al.
Published: (2009-07-01)

On Wordlength Optimization of Pipelined FFT Processors
by: Tson-Yee Lin, et al.
Published: (2003)

Counterflow Pipeline Processor Architecture and Implementation
by: Sheng-Chan Peng, et al.
Published: (1996)

A 1,000 Frames/s Programmable Vision Chip with Variable Resolution and Row-Pixel-Mixed Parallel Image Processors
by: Nanjian Wu, et al.
Published: (2009-07-01)

A CAM-based processor array for real-time image applications
by: Thomson, Andrew Richard
Published: (1994)

Single Image Highlight Removal for Real-Time Image Processing Pipelines
by: Vitor S. Ramos, et al.
Published: (2020-01-01)

[en] REAL-TIME SIGNAL PROCESSOR
by: NELSON LUIZ RIET CORREA
Published: (2008)

Compilation and Generation of Multi-Processor on a Chip Real-Time Embedded Systems
by: Klingler, Randall S.
Published: (2007)

Parallel pipelined VLSI arrays for real-time image processing
by: Ali, Faridah M.
Published: (2014)

Improving Processor Efficiency by Statically Pipelining Instructions

A Method to Detect Hazards in Pipeline Processor
by: He Yihui, et al.
Published: (2017-01-01)

An ultra-low-power processor pipeline-structure
by: Deng Tianchuan, et al.
Published: (2019-06-01)

Modules for Pipelined Mixed Radix FFT Processors
by: Anatolij Sergiyenko, et al.
Published: (2016-01-01)

Design and Implementation of an Asynchronous Pipelined FFT Processor
by: Claesson, Jonas
Published: (2003)

Design and Implementation of A Pipelined FFT Processor
by: Chiu-Kuo Chen, et al.
Published: (2006)

Design of the Asynchronous Pipelined Processor AsynRISC
by: 蕭大森
Published: (2008)

Design of pipelined 2-D DCT processor
by: LIN,RU-YONG, et al.
Published: (1991)

Optimized On-chip Software Pipelining On the Cell BE Processor
by: Hultén, Rikard
Published: (2010)

Instruction prefetch strategies in a pipelined processor
by: McLellan, Hubert Rae
Published: (2007)

An Efficient FFT Processor Using Pipelined Multi-radix architecture for DVB-T/H Systems
by: Yueh-Shu Li, et al.
Published: (2009)

Fault injection into VHDL models:fault analysis of a pipeline processor
by: 藍張隆
Published: (2000)

Median and Morphological Specialized Processors for a Real-Time Image Data Processing
by: Wiatr Kazimierz
Published: (2002-01-01)