A new design approach of CMOS floating point multiply/accumulate chip

A new design approach of CMOS floating point multiply/accumulate chip

碩士 === 國立交通大學 === 電子研究所 === 74 ===

Bibliographic Details
Main Authors:	YE, YI-HAO, 葉儀皓
Other Authors:	SHEN, WEN-REN
Format:	Others
Language:	zh-TW
Published:	1986
Online Access:	http://ndltd.ncl.edu.tw/handle/70572211987483505163

Similar Items

A study of high speed CMOS floating point multiply/accumulate chip based on redundant binary representation
by: WU, JI-LI, et al.
Published: (1989)

Optimized Design of a Floating-Point Matrix Multiplier
by: Lan-Chau Yang, et al.
Published: (2009)

NULL Convention Floating Point Multiplier
by: Anitha Juliette Albert, et al.
Published: (2015-01-01)

Improved Floating-Point Matrix Multiplier
by: Weng, Wei-Ting, et al.
Published: (2011)

Floating-point fused multiply-add architectures
by: Quinnell, Eric Charles, 1982-
Published: (2011)

Floating-point fused multiply-add architectures
by: Quinnell, Eric Charles
Published: (2008)

Improved Floating Point Multiplier Design based on Canonical Sign Digit
by: P. Saha, et al.
Published: (2014-01-01)

Floating-Point Sparse Matrix-Vector Multiply for FPGAs
by: deLorimier, Michael John
Published: (2005)

The Chip Design of Multiplier
by: Zheng-Yuan Yang, et al.
Published: (2010)

Implementation of Variable-Latency Floating-Point Multipliers for Low-Power Applications
by: Hua-yi Hong, et al.
Published: (2008)

The Chip Design of Chinese Abacus Multiplier
by: Yi-Chieh Lin, et al.
Published: (2007)

High Performance Circuit Design of SIMD Multiply-Add Instruction for Floating-Point Numbers
by: Hsin-Tso Lin, et al.
Published: (1999)

Decimal Floating-point Fused Multiply Add with Redundant Number Systems
Published: (2014)

Multiple Precision Iterative Floating-Point Multiplier for Low-Power Applications
by: Cang-yuan Guo, et al.
Published: (2010)

Floating point multiply/add unit for the M-machine node processor
by: Hartman, Daniel K
Published: (2007)

Design of a Fast Signed-Digit Multiplier/Divider Fused Unit for Floating-Point Arithmetic
by: Hsin-Lin Yen, et al.
Published: (2002)

Design and Implementation of a Pipelined Floating Point Unit with Modified Booth-Wallace Tree Multiplier
by: PHU MAN NHI, et al.
Published: (2008)

On-Chip DC/DC converter with frequency detector and application for Reconfigurable Multiplier-Accumulator Unit Design
by: Jen-Wei Young, et al.
Published: (2005)

Design and simulation of high linearity CMOS analog multiplier
by: Ding Kun, et al.
Published: (2020-01-01)

The Chip Design of Floating point Digital Signal Processor for speech Recognition
by: Jia-Cheng Liu, et al.
Published: (2006)

Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
by: Geetam Singh Tomar, et al.
Published: (2021-08-01)

The Study of CMOS and BiCMOS analog Multipliers
by: Cheng-Chieh Chang, et al.
Published: (1995)

CMOS Analog Multipliers and Their Applications
by: Hsiao, Chun-Fang, et al.
Published: (1989)

Low-Voltage and High-Speed BiCMOS Multiplier
by: Yu-Kwang Yeha, et al.
Published: (1995)

Low Power Alternating Logic Testable CMOS Array Multiplier and Analog Estimator
by: Ye, Ming-Jie, et al.
Published: (1997)

Multi-Mode Floating-Point Multiply-Add Fused Unit for Low-Power Applications
by: Kee-khuan Yu, et al.
Published: (2011)

Design of a Carry-Propagation-Free Floating-Point Multiplication Unit Based on a Novel Array Multiplier
by: Hsiu-Wen Cheng, et al.
Published: (2001)

An Efficient Vedic Multiplier Design
by: Jiang,CunHao, et al.
Published: (2017)

A New Floating and Tunable Capacitance Multiplier With Large Multiplication Factor
by: Munir Ahmad Al-Absi, et al.
Published: (2019-01-01)

Design of Microwave Wide-IF-Band CMOS Mixer with LO Multiplier
by: 張哲維
Published: (2012)

Design of high speed CMOS multiplier with an improved parallel structure
by: Zeng, Jiong Rui, et al.
Published: (1995)

Low-power CMOS multiplier complier
by: SHIN-JUNG LIN, et al.
Published: (2003)

Formal Verification of an Iterative Low-Power x86 Floating-Point Multiplier with Redundant Feedback
by: Peter-Michael Seidel
Published: (2011-10-01)

A Variable-precision Architecture for Special Function and Floating-point Multiply-add-fused Operation
by: Li-wei Hsu, et al.
Published: (2015)

Designs of Parallel Decimal Squarer and Multiplier
by: Tzu Hao Lin, et al.
Published: (2011)

A New CMOS Controllable Impedance Multiplier with Large Multiplication Factor
by: Munir A. Al-Absi
Published: (2017-01-01)

Design and Analysis of Injection Lock in CMOS Radio Frequency Divider and Multiplier
by: Tzu-Hung Lin, et al.
Published: (2013)

Design of Millimeter wave Wide-IF-Band CMOS Mixer with LO Multiplier
by: Hsieh, Cheng-Huang, et al.
Published: (2012)

Design of Novel CMOS Injection Locked Frequency Dividers and Frequency multipliers
by: Chia-Wei Chang, et al.
Published: (2012)

Vectorized 128-bit Input FP16/FP32/FP64 Floating-Point Multiplier
by: Stenersen, Espen
Published: (2008)