VLSI design of viterbi decoder for PR-IV magnetic recording channels

VLSI design of viterbi decoder for PR-IV magnetic recording channels

Show other versions (1)

碩士 === 國立交通大學 === 電子工程研究所 === 73 ===

Bibliographic Details
Main Author:	劉東榮
Other Authors:	WANG, DE-SHEG
Format:	Others
Language:	zh-TW
Published:	1993
Online Access:	http://ndltd.ncl.edu.tw/handle/70501875811236008297

Similar Items

VLSI Design of Viterbi Decoder for PR-IV Magnetic Recording Channels
by: Tung-Jung Liu, et al.

VLSI Design of a Viterbi Decoder for OFDM
by: Ren-Ho Chen, et al.
Published: (2005)

The study of VLSI architecture design for viterbi decoder
by: Li, Wen Da, et al.
Published: (1995)

VLSI architectures of Viterbi transformation decoder
by: WU, GIAN-SHUN, et al.
Published: (1988)

VLSI architectures of pipelined viterbi decoder
by: LI, WEN-DA, et al.
Published: (1989)

A VLSI Design of Viterbi Decoder for IS-54 Standard
by: Wien-Hsiuh Hwang, et al.
Published: (1995)

The VLSI Architecture of The SMU in Strongly Connected Viterbi Decoder
by: Huang, Li-Da, et al.
Published: (1994)

An Area-Efficient Pipelined VLSI Implementation of Viterbi Decoders
by: Chen, Charng An, et al.
Published: (1994)

Multi-Mode Viterbi Decoder VLSI Design for Wireless Communication Systems
by: Yu-Chuan Huang, et al.
Published: (2007)

An Efficient Viterbi Decoder with Reduced Power Dissipation and Its VLSI Implementation
by: Ju, Wann-Shyang, et al.
Published: (1997)

VLSI Design of Dual-Mode Viterbi/Turbo Decoder for 3rd GPP Systems
by: Kai Huang, et al.
Published: (2003)

VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm
by: Rachmad Vidya Wicaksana Putra, et al.
Published: (2016-06-01)

Analysis and Design of Viterbi Decoder
by: Kun-Yu Lan, et al.
Published: (2005)

Design and implementation of Viterbi decoder
by: CHEN, PEI-CHENG, et al.
Published: (1987)

The design of adaptive Viterbi decoder
by: ZHAN,MING-HUA, et al.
Published: (1990)

Verilog Design in The Viterbi decoders
by: Yu-Liang Lo, et al.
Published: (2006)

Design of the Viterbi Decoder for Convolutional Code Application
by: Liu,Hung-Chih, et al.
Published: (2015)

Enhancement of Viterbi Decoder
by: Abbas, Syed Haider
Published: (2014)

An analog Viterbi decoder
by: Gilmore, Robert Philip
Published: (2005)

Design and Implementation of a Low-complexity WLAN Viterbi decoder
by: 劉昌明

Circuit Design For Viterbi Decoder Of Trellis Code
by: Tien-Hui Chen, et al.
Published: (2001)

Dual-Mode Viterbi Decoder Design for IS-54
by: Wu, Jau-Yang, et al.
Published: (1996)

Design and Implementation of Viterbi Decoders for WLAN Receivers
by: Shien-Ching Hsien, et al.
Published: (2006)

The Design and Implementation of a Viterbi Decoder Chip
by: Chen, Horng-Sheng, et al.
Published: (1997)

Architectural Design of a Programmable Viterbi Decoder
by: Ming-Chang Tsai, et al.
Published: (1993)

Dual Mode Viterbi/Turbo-Code Decoder
by: Jung-Hsuan Wu, et al.
Published: (2011)

Design and Implementation of a Reconfigurable Viterbi Decoder
by: Pin-Hsun Huang, et al.
Published: (2001)

High Throughput Viterbi Decoder
by: Ho-Chang Lee, et al.
Published: (2005)

A Reconfigurable Viterbi Decoder
by: Meng-Wei Chuang, et al.
Published: (2005)

Design and Implementation of Low-Power Viterbi Decoder for UWB System
by: Wan-Ching Liu, et al.
Published: (2008)

Digital magnetic recording and Viterbi's receiver
by: Wong, Pui Choi
Published: (2014)

Computer simulation of Viterbi decoders
by: Honda, Makoto, 1950-
Published: (1976)

An Efficient Programmable Viterbi Decoder
by: Hsin-Shian Li, et al.
Published: (1994)

RTL implementation of Viterbi Decoder
by: Chen, Wei
Published: (2006)

Soft IP Design and Implementation for Programmable Viterbi Decoders
by: Shu Hsien Chou, et al.
Published: (2002)

Decoding Metric based on Viterbi Algorithm over Markov-Gaussian Channel
by: Chun-Hao Chen, et al.
Published: (2013)

Design and Implementation of a Low-Power Viterbi Decoder with Soft DecisionDesign and Implementation of a Low-Power Viterbi Decoder with Soft Decision
by: Chih-Jhen Chen, et al.
Published: (2009)

Design of high-speed and low-latency Viterbi decoder
by: Yang Min
Published: (2018-09-01)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

Cannot write session to /tmp/vufind_sessions/sess_cqqlkophqk2un1hi8d5lcrqbik