VLSI Implementation of Digital Signal Processing Algorithms for MIMO Detection and Channel Pre-processing

• Main Author: Patel, Dimpesh
• Other Authors: Gulak, P. Glenn
• Language: en_ca
• Published: 2010
• Subjects: MIMO Communication; VLSI Implementation; Digital Signal Processing; MIMO Detection; Channel Pre-Processing; QR Decomposition; K-Best Algorithm; Error Correcting Codes; High Speed; Low Power; 0544
• Online Access: http://hdl.handle.net/1807/29986

The efficient high-throughput VLSI implementation of Soft-output MIMO detectors for high-order constellations and large antenna configurations has been a major challenge in the literature. This thesis introduces a novel Soft-output K-Best scheme that improves BER performance and reduces the computational complexity significantly by using three major improvement ideas. It also presents an area and power efficient VLSI implementation of a 4x4 64-QAM Soft K-Best MIMO detector that attains the highest detection throughput of 2 Gbps and second lowest energy/bit reported in the literature, fulfilling the aggressive requirements of emerging 4G standards such as IEEE 802.16m and LTE-Advanced. A low-complexity and highly parallel algorithm for QR Decomposition, an essential channel pre-processing task, is also developed that uses 2D, Householder 3D and 4D Givens Rotations. Test results for the QRD chip, fabricated in 0.13um CMOS, show that it attains the lowest reported latency of 144ns and highest QR Processing Efficiency.