Soporte arquitectónico a la sincronización imparcial de lectores y escritores en computadores paralelos
La evolución tecnológica en el diseño de microprocesadores ha conducido a sistemas paralelos con múltiples hilos de ejecución. Estos sistemas son más difíciles de programar y presentan overheads mayores que los sistemas uniprocesadores tradicionales, que pueden limitar su rendimiento y escalabilidad...
Main Author: | Vallejo Gutiérrez, Enrique |
---|---|
Other Authors: | Beivide Palacio, Ramón |
Format: | Doctoral Thesis |
Language: | English |
Published: |
Universidad de Cantabria
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/10803/10637 http://nbn-resolving.de/urn:isbn:9788469355275 |
Similar Items
-
Nested pessimistic transactions for both atomicity and synchronization in concurrent software
by: Chammah, Tarek
Published: (2011) -
Operating system transactions
by: Porter, Donald E.
Published: (2011) -
FGSCM: uma abordagem de omissão de lock transacional com granularidade fina na resolução de conflitos
by: Sousa, Gustavo José [UNESP]
Published: (2017) -
Mutex Locking versus Hardware Transactional Memory: An Experimental Evaluation
by: Moore, Sean Ryan
Published: (2017) -
Fast and Scalable Simulation Framework for Large In-Order Chip Multiprocessors
by: Yuri Nedbailo
Published: (2020-04-01)