Memory-hierarchy management
The trend in high-performance microprocessor design is toward increasing computational power on the chip. Microprocessors can now process dramatically more data per machine cycle than previous models. Unfortunately, memory speeds have not kept pace. The result is an imbalance between computation spe...
Main Author: | Carr, Steven Mark |
---|---|
Other Authors: | Kennedy, Ken |
Format: | Others |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/1911/16605 |
Similar Items
-
Prepaging in memory hierarchies
by: Huberman, Ronald Marvin.
Published: (1981) -
Productive Design of Extensible On-Chip Memory Hierarchies
by: Cook, Henry Michael
Published: (2016) -
Redesigning the memory hierarchy for memory-safe programming languages
by: Gan, Yee Ling
Published: (2018) -
Memory hierarchy management through off-line computational learning
by: Kim, Jinwoo
Published: (2006) -
A technique for compilation to exposed memory hierarchy
by: Greenwald, Benjamin Eliot, 1975-
Published: (2014)