ITERATIVELY STRUCTURED INFORMATION PROCESSORS

ITERATIVELY STRUCTURED INFORMATION PROCESSORS

Bibliographic Details
Main Author:	KANE, GERALD RANDOLPH
Format:	Others
Language:	English
Published:	2007
Subjects:	Engineering Electronics and Electrical
Online Access:	http://hdl.handle.net/1911/14860

Similar Items

ARM processor emulator
by: Mohd. Hashim, Mohamad Hasruzairin
Published: (2015)

On the application of graphics processor to wireless receiver design
Published: (2011)

The internal performance of iterative feedback tuning
by: Sikaundi, Jaston
Published: (2015)

Accelerating graph algorithms with priority queue processor
by: Heng Sun, Ch'ng, et al.
Published: (2006)

Stream processor architecture - streaming memory system
by: Ngo, Wai Loon
Published: (2015)

Iterative detection processes
by: Raja, Mohammed S.
Published: (1981)

Design of the streaming processor architecture for microkernel controller and ALU
by: Anuar, Nuhairi
Published: (2015)

Design and analysis of low frequency electromagnetic devices: Exploring and exploiting parallelism on multi-core processors
by: Moghnieh, Hussein
Published: (2013)

A dedicated processor for solving TLM field problems
by: Saleh, A. H.
Published: (1982)

A sparse auditory envelope representation with iterative reconstruction for audio coding
by: Thiemann, Joachim
Published: (2011)

A Simple Digital Semaphore Decoder Using DSP Processor
by: Syed Abu Bakar, Syed Abdul Rahman, et al.
Published: (2000)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

Block-based neural network mapping on graphics processor unit
by: Ong, Chin Tong
Published: (2015)

Iterative diagnosis to improve diagnostic resolution
by: Chuah, Andrew Hooi Leong
Published: (2013)

Hardware/software partitioning of streaming applications for multi-processor system-on-chip
by: Tang, J. W., et al.
Published: (2017)

Fast fourier transform module for implementation in Nios II embedded processor
by: Ahmed, Hisham Azhari
Published: (2008)

Verilog design of bist on AES256 processor core with FPGA implementation
by: Hew, Kean Yung
Published: (2008)

FPGA-based design of a math co-processor for the Amir CPU
by: Tan, Arthur Foo Yen
Published: (2020)

An iterative truncation method for unbounded electromagnetic problems using varying order finite elements
by: Paul, Prakash
Published: (2009)

Iterative learning control of a flexible manipultor
by: Abuzaiter, Alaa A. H.
Published: (2013)

Low cost loosely coupled parallel processing system using standard processor
by: Awang Ahmad, Zahari
Published: (2009)

Design of a lan interfacing module for a softcore processor AMIR CPU
by: Lim, Hui Teng
Published: (2020)

VLSI Design of a neurohardware processor implementing the Kohonen Neural Network algorithm
by: Rajah, Avinash
Published: (2005)

USB soft core with altera Nios processor
by: Cheah, Chee Teong
Published: (2007)

Radiation tolerant implementation of a soft-core processor for space applications
by: Van der Horst, Johannes Gerhardus
Published: (2008)

Image reconstruction using iterative transpose algorithm for optical tomography
by: Md. Yunos, Yusri, et al.
Published: (2007)

Feasibility of using an ARM processor in a micro satellite on-board computer
by: Barnard, Arno
Published: (2012)

Design and implementation of a private and public key crypto processor for next-generation it security applications
by: Hani, Mohamed Khalil, et al.
Published: (2006)

Register transfer level design of compression processor core using verilog hardware description language
by: Mohd. Sabri, Roslee
Published: (2007)

Design of an advanced encryption standard crypto-processor core for field programmable gate array implementation
by: Ismail, Mohd. Izuan
Published: (2006)

A hardware implementation of Rivest-Shamir-Adleman co-processor for resource constrained embedded systems
by: Paniandi, Arul
Published: (2006)

Performance comparison of NxN matrix multiplication between field programmable gate array and general purpose processor
by: Chay, Chin Fatt
Published: (2012)

The improvement of first iteration log periodic fractal koch antenna with slot implementation
by: Mohd. Yaziz, Nur Syahirah, et al.
Published: (2018)

Benefits to processor load for quadrature baseband versus radio frequency demodulation algorithms
by: Ndovi, Lusungu
Published: (2008)

Development of a parallel SAR processor on a Beowulf cluster
by: Bennett, Thomas Gerald Hart
Published: (2014)

The selection and single event upset testing of a DSP processor for a LEO satellite
by: Berner, Heiko
Published: (2012)

Implementation of direct torque control of induction machines utilizing Digital Signal Processor (DSP) and Field Programmable Gate Arrays (FPGA)
by: Toh, Chuen Ling
Published: (2005)

A random synchronous asynchronous particle swarm optimization algorithm with a new iteration strategy
by: Ab. Aziz, Nor Azlina, et al.
Published: (2015)

Bit-interleaved coded modulation with iterative decoding (BICM-ID) using signal space diversity (SSD) over non-orthogonal amplify-and-forward (NAF) relay channels
by: Jiménez Rodríguez, Leonardo
Published: (2010)

Design and implementation of a direct torque control of induction machine utilizing a digital signal processor and the field programmable gate arrays
by: Toh, C. L., et al.
Published: (2006)