Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments

<p>This thesis presents the design and simulation of a multi-channel integrated circuit (IC) that will be used in nuclear physics experiments. The chip is being designed as a companion chip for another IC used in particle identification called PSD8C. The IC described in this thesis is used to...

Full description

Bibliographic Details
Main Author: Orabutt, Bryan
Language:EN
Published: Southern Illinois University at Edwardsville 2018
Subjects:
Online Access:http://pqdtopen.proquest.com/#viewpdf?dispub=10842734
id ndltd-PROQUEST-oai-pqdtoai.proquest.com-10842734
record_format oai_dc
spelling ndltd-PROQUEST-oai-pqdtoai.proquest.com-108427342018-09-14T04:17:14Z Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments Orabutt, Bryan Electrical engineering|Nuclear physics and radiation <p>This thesis presents the design and simulation of a multi-channel integrated circuit (IC) that will be used in nuclear physics experiments. The chip is being designed as a companion chip for another IC used in particle identification called PSD8C. The IC described in this thesis is used to create precise timing pulses for starting time-to-voltage converters (TVCs) and gated integrators on the PSD8C. These timing pulses are created using a technique called Constant Fraction Discrimination (CFD). Each of the sixteen channels in the IC contains a Nowlin circuit, leading-edge discriminator, zero-cross discriminator, and a one-shot circuit to generate the output. The IC will support input pulse amplitudes between 15 mV and 1.5 V (both positive and negative), and input pulse rise times between 2 nsec and 192 nsec. The IC will feature a programmable output pulse width between 50 nsec and 500 nsec. The IC will have an average power dissipation of 220 mW and occupy an area of 2.4 x 3.5 mm. The variation (due to process and mismatch) in the trailing edge of the output timing pulse will be less than 5 nsec (for pulse width of 50 nsec). The assosciated jitter the output timing pulse is ?20 psec (for the 50 nsec pulse width mode). Most importantly the output pulse firing time variation will be independent of the input amplitude, having a time walk of only 500 psec or less (for input pulse rise time constants of 2 nsec). The IC has been named CFD16C and the design presented is implemented in a 0.35 micron NWELL process. Southern Illinois University at Edwardsville 2018-09-13 00:00:00.0 thesis http://pqdtopen.proquest.com/#viewpdf?dispub=10842734 EN
collection NDLTD
language EN
sources NDLTD
topic Electrical engineering|Nuclear physics and radiation
spellingShingle Electrical engineering|Nuclear physics and radiation
Orabutt, Bryan
Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments
description <p>This thesis presents the design and simulation of a multi-channel integrated circuit (IC) that will be used in nuclear physics experiments. The chip is being designed as a companion chip for another IC used in particle identification called PSD8C. The IC described in this thesis is used to create precise timing pulses for starting time-to-voltage converters (TVCs) and gated integrators on the PSD8C. These timing pulses are created using a technique called Constant Fraction Discrimination (CFD). Each of the sixteen channels in the IC contains a Nowlin circuit, leading-edge discriminator, zero-cross discriminator, and a one-shot circuit to generate the output. The IC will support input pulse amplitudes between 15 mV and 1.5 V (both positive and negative), and input pulse rise times between 2 nsec and 192 nsec. The IC will feature a programmable output pulse width between 50 nsec and 500 nsec. The IC will have an average power dissipation of 220 mW and occupy an area of 2.4 x 3.5 mm. The variation (due to process and mismatch) in the trailing edge of the output timing pulse will be less than 5 nsec (for pulse width of 50 nsec). The assosciated jitter the output timing pulse is ?20 psec (for the 50 nsec pulse width mode). Most importantly the output pulse firing time variation will be independent of the input amplitude, having a time walk of only 500 psec or less (for input pulse rise time constants of 2 nsec). The IC has been named CFD16C and the design presented is implemented in a 0.35 micron NWELL process.
author Orabutt, Bryan
author_facet Orabutt, Bryan
author_sort Orabutt, Bryan
title Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments
title_short Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments
title_full Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments
title_fullStr Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments
title_full_unstemmed Design and Analysis of a Multi-Channel Discriminator Integrated Circuit for Use in Nuclear Physics Experiments
title_sort design and analysis of a multi-channel discriminator integrated circuit for use in nuclear physics experiments
publisher Southern Illinois University at Edwardsville
publishDate 2018
url http://pqdtopen.proquest.com/#viewpdf?dispub=10842734
work_keys_str_mv AT orabuttbryan designandanalysisofamultichanneldiscriminatorintegratedcircuitforuseinnuclearphysicsexperiments
_version_ 1718733051876343808