DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY

Bibliographic Details
Main Author: Gerald, Matthew R.
Language:English
Published: Wright State University / OhioLINK 2006
Subjects:
DDS
Online Access:http://rave.ohiolink.edu/etdc/view?acc_num=wright1154850215
id ndltd-OhioLink-oai-etd.ohiolink.edu-wright1154850215
record_format oai_dc
spelling ndltd-OhioLink-oai-etd.ohiolink.edu-wright11548502152021-08-03T06:16:30Z DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY Gerald, Matthew R. DDS Direct Digital Synthesizer DDFS Direct Digital Frequency Synthesizer ROM Alternative High Speed Low Power Cadence Transistor Design The direct digital synthesizer is a method of signal generation with many benefits. DDS designs are able to switch frequencies very quickly and also tune precisely to many different frequencies with the use of a constant operating frequency. There is a need for a low power, high speed DDS in the form an ASIC design. One major bottleneck in common DDS systems is the slow access time of a ROM. There is also a need for a high speed ROM alternative. This thesis delivers a high speed ASIC Direct Digital Synthesizer which operates at a 1 GHz operating frequency. This high speed DDS design also operated with the low power consumption of fewer than 60 mW. As the results indicate this thesis delivers a possible solution to all of the stated design needs. This implementation could be used by any design that requires an ASIC generated sine wave as an input. This design also implements a unique alternative to the well known ROM bottleneck. This alternative performed at a high operating frequency and also allows for the addition of a pipeline stage, if an even higher operating frequency was desired. Any ASIC design that requires fast frequency hopping could utilize this implementation as well. This design was able to switch frequencies in fewer than 6 ns at the 1 GHz operating frequency. The frequencies this design was able to output ranged between 976.563 kHz and 249.023 MHz. 2006-08-07 English text Wright State University / OhioLINK http://rave.ohiolink.edu/etdc/view?acc_num=wright1154850215 http://rave.ohiolink.edu/etdc/view?acc_num=wright1154850215 unrestricted This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.
collection NDLTD
language English
sources NDLTD
topic DDS
Direct Digital Synthesizer
DDFS
Direct Digital Frequency Synthesizer
ROM Alternative
High Speed
Low Power
Cadence
Transistor Design
spellingShingle DDS
Direct Digital Synthesizer
DDFS
Direct Digital Frequency Synthesizer
ROM Alternative
High Speed
Low Power
Cadence
Transistor Design
Gerald, Matthew R.
DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY
author Gerald, Matthew R.
author_facet Gerald, Matthew R.
author_sort Gerald, Matthew R.
title DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY
title_short DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY
title_full DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY
title_fullStr DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY
title_full_unstemmed DIRECT DIGITAL FREQUENCY SYNTHESIZER IMPLEMENTATION USING A HIGH SPEED ROM ALTERNATIVE IN IBM 0.13u TECHNOLOGY
title_sort direct digital frequency synthesizer implementation using a high speed rom alternative in ibm 0.13u technology
publisher Wright State University / OhioLINK
publishDate 2006
url http://rave.ohiolink.edu/etdc/view?acc_num=wright1154850215
work_keys_str_mv AT geraldmatthewr directdigitalfrequencysynthesizerimplementationusingahighspeedromalternativeinibm013utechnology
_version_ 1719433883941863424