An Efficient VHDL Description and Hardware Implementation of the Triple DES Algorithm
Main Author: | Namburi, Lathika SriDatha |
---|---|
Language: | English |
Published: |
University of Cincinnati / OhioLINK
2014
|
Subjects: | |
Online Access: | http://rave.ohiolink.edu/etdc/view?acc_num=ucin1406881044 |
Similar Items
-
Hardware implementation of Reversible Logic Gates in VHDL
by: Gautam, Dibya
Published: (2020) -
Hardware modeling and top-down design using VHDL
by: Morton, Dennis P. (Dennis Paul)
Published: (2008) -
A TRANSLATER OF CLOCK MODE VHDL HARDWARE DESCRIPTION LANGUAGE
by: Wang, Xiao-Lin, 1955-
Published: (1986) -
VHDL implementation of pipelined DLX microprocessor
by: Anthony, Ignatius Edmond
Published: (2008) -
Analog Hardware Description Language and Its Relations to VHDL
by: J. Popelek, et al.
Published: (1996-09-01)