A Performance Driven Placement System Using an Integrated Timing Analysis Engine

A Performance Driven Placement System Using an Integrated Timing Analysis Engine

Bibliographic Details
Main Author:	Peter, Shaun K.
Language:	English
Published:	University of Cincinnati / OhioLINK 2014
Subjects:	Computer Engineering VLSI circuits
Online Access:	http://rave.ohiolink.edu/etdc/view?acc_num=ucin1406820542

Similar Items

An explicit method-based timing simulator
by: Ng, Shek Wai
Published: (1989)

Convex Optimization and Utility Theory: New Trends in VLSI Circuit Layout
by: Etawil, Hussein
Published: (2006)

Convex Optimization and Utility Theory: New Trends in VLSI Circuit Layout
by: Etawil, Hussein
Published: (2006)

Design and Analysis of Low-power SRAMs
by: Sharifkhani, Mohammad
Published: (2007)

Design and Analysis of Low-power SRAMs
by: Sharifkhani, Mohammad
Published: (2007)

Efficient VLSI Implementation of Arithmetic Units and Logic Circuits
by: Katreepalli, Raghava
Published: (2017)

Monte Carlo Alternate Approaches to Statistical Performance Estimation in VLSI Circuits
by: Srinivasan, Raghuram
Published: (2014)

Dielectric breakdown and its application in high density, electrically programmable memories
by: Billingham, Phillip
Published: (1992)

An efficient channel routing algorithm and its application to sparse matrix superchips
by: Chukwudebe, Gloria Azogini
Published: (1992)

LCPlace: A Novel VLSI Placement Methodology based on large cluster formation
by: Tirumalai, Nakul
Published: (2014)

Debugging a high-performance WLAN chip with palladium XP emulator
by: Wang Lei, et al.
Published: (2019-08-01)

Computer-Aided Design and Frequency Domain Analysis of Sampling Circuits
by: Milley, Andrew J.
Published: (2009)

Stochastically Estimating Modular Criticality in Large-Scale Logic Circuits Using Sparsity Regularization and Compressive Sensing
by: Mohammed Alawad, et al.
Published: (2015-03-01)

On low power and circuit parameter independent tests, and a new method of test response compaction
by: Howard, Joseph Michael
Published: (2010)

On the Use of Directed Moves for Placement in VLSI CAD
by: Vorwerk, Kristofer
Published: (2009)

On the Use of Directed Moves for Placement in VLSI CAD
by: Vorwerk, Kristofer
Published: (2009)

Selective growth of silicon with application to CMOS processing
by: Hamed, M. M.
Published: (1988)

Optimization of regular VLSI structures for silicon compilation
by: Hallam, Philip
Published: (1990)

Studies of propagation delay for high-speed bipolar logic circuits
by: Fang, Wen
Published: (1990)

DESIGN OF AN OPTICAL INTENSITY COMPARISON PIXEL WITH PROGRAMMABLE INTENSITY OFFSET LEVELS
by: AIKAT, RAJSEKHAR
Published: (2002)

Ανάπτυξη αναλυτικών μοντέλων χρονικής απόκρισης και κατανάλωσης ενέργειας για στατικά κυκλώματα CMOS
by: Μπισδούνης, Λάμπρος
Published: (2009)

Energy Efficient Design for Deep Sub-micron CMOS VLSIs
by: Elgebaly, Mohamed
Published: (2006)

Energy Efficient Design for Deep Sub-micron CMOS VLSIs
by: Elgebaly, Mohamed
Published: (2006)

An Error-Tolerant Dynamic Voltage Scaling Method for Low-Power Pipeline Circuit Design
by: Han, Qiang
Published: (2012)

A Parallel Genetic Algorithm for Placement and Routing on Cloud Computing Platforms
by: Berlier, Jacob A.
Published: (2011)

Cluster Shaping: A novel optimization technique for large scale VLSI placement
by: Mukherjee, Tuhin
Published: (2014)

Algorithms for VLSI Circuit Optimization and GPU-Based Parallelization
by: Liu, Yifang
Published: (2010)

On The Engineering of a Stable Force-Directed Placer
by: Vorwerk, Kristofer
Published: (2006)

On The Engineering of a Stable Force-Directed Placer
by: Vorwerk, Kristofer
Published: (2006)

A New Method To Determine Optimal Time-Delays Between Switching Of Digital VLSI Circuits To Minimize Power Supply Noise
by: Srinivasan, G
Published: (2010)

Hybrid genetic‐paired‐permutation algorithm for improved VLSI placement
by: Vladimir V. Ignatyev, et al.
Published: (2020-07-01)

VLSI Implementation of a Run-time Configurable Computing Integrated Circuit - The Stallion Chip
by: He, Yingchun
Published: (2014)

Lógica quaternária de alto desempenho e baixo consumo para circuitos VLSI
by: Silva, Ricardo Cunha Gonçalves da
Published: (2008)

Lógica quaternária de alto desempenho e baixo consumo para circuitos VLSI
by: Silva, Ricardo Cunha Gonçalves da
Published: (2008)

Lógica quaternária de alto desempenho e baixo consumo para circuitos VLSI
by: Silva, Ricardo Cunha Gonçalves da
Published: (2008)

A Monte-Carlo Approach for the Estimation of Average Transition Probabilities in Sequential Logic Circuits
by: Georgios I. Stamoulis
Published: (2001-01-01)

An Improved Lagrangian Relaxation Method for VLSI Combinational Circuit Optimization
by: Huang, Yi-Le
Published: (2012)

Power supply partitioning for placement of built-in current sensors for IDDQ testing
by: Prasad, Abhijit
Published: (2004)

Neuromorphic Log-Domain Silicon Synapse Circuits Obey Bernoulli Dynamics: A Unifying Tutorial Analysis
by: Konstantinos ePapadimitriou, et al.
Published: (2015-01-01)

Radiation Hardened by Design Methodologies for Soft-Error Mitigated Digital Architectures
Published: (2017)

Cannot write session to /tmp/vufind_sessions/sess_i3423lv46av0vuv962n75707b1