An Express Network-on-Chip (ExNoC) Cache Architecture for Large Caches
Main Author: | Wu, Huaping |
---|---|
Language: | English |
Published: |
University of Cincinnati / OhioLINK
2011
|
Subjects: | |
Online Access: | http://rave.ohiolink.edu/etdc/view?acc_num=ucin1307323725 |
Similar Items
-
Heterogeneous Cache Architecture in Network-on-Chips
by: Pattabiraman, Aishwariya
Published: (2011) -
A Hybrid Network-on-Chip and Segmented Bus Architecture for Large Caches
by: Velayutham, Chandru
Published: (2009) -
Latency reduction techniques in chip multiprocessor cache systems
by: Zhang, Michael Ruogu, 1977-
Published: (2007) -
ATAC : A 1000-core cache coherent processor with on-chip optical network
by: Kurian, George, Ph, D. Massachusetts Institute of Technology
Published: (2011) -
Software based instruction caching for the RAW architecture
by: Miller, Jason Eric, 1976-
Published: (2013)