Architectural Synthesis Techniques for Design of Correct and Secure ICs

Architectural Synthesis Techniques for Design of Correct and Secure ICs

Bibliographic Details
Main Author:	Sundaresan, Vijay
Language:	English
Published:	University of Cincinnati / OhioLINK 2008
Subjects:	Computer Science Integrated Circuit Design EDA CAD for VLSI Cryptographic Hardware Design Secure Embedded Systems Architectural Synthesis
Online Access:	http://rave.ohiolink.edu/etdc/view?acc_num=ucin1217424117

Similar Items

A low cost advance encryption standard (AES) co-processor implementation
by: Orlando J. Hernandez, et al.
Published: (2008-04-01)

Electromigration modeling and layout optimization for advanced VLSI
by: Pak, Jiwoo
Published: (2015)

A Dual Dielectric Approach for Performance Aware Reduction of Gate Leakage in Combinational Circuits
by: Mukherjee, Valmiki
Published: (2006)

Algorithmic techniques for nanometer VLSI design and manufacturing closure
by: Hu, Shiyan
Published: (2008)

Exploring Analog and Digital Design Using the Open-Source Electric VLSI Design System
by: Aluru, Gunasekhar
Published: (2016)

Fast interconnect optimization
by: Li, Zhuo
Published: (2006)

Towards Dynamic and Partial Reconfigurable Hardware Architectures for Cryptographic Algorithms on Embedded Devices
by: Arkan Alkamil, et al.
Published: (2020-01-01)

Hardware Security and VLSI Design Optimization
by: Xue, Hao
Published: (2018)

Efficiency of Logic Minimization Techniques for Cryptographic Hardware Implementation
by: Raghuraman, Shashank
Published: (2019)

A Novel Simulation Based Approach for Trace Signal Selection in Silicon Debug
by: Komari, Prabanjan
Published: (2016)

Are HLS Tools Healthy? The C-Cubed Project
by: M. Dossis, et al.
Published: (2015-04-01)

Are HLS Tools Healthy? The C-Cubed Project
by: M. Dossis, et al.
Published: (2015-04-01)

Radiation Hardened by Design Methodologies for Soft-Error Mitigated Digital Architectures
Published: (2017)

Geração de circuitos utilizando matrizes de células pré-difundidas
by: Guntzel, José Luis Almada
Published: (2011)

Geração de circuitos utilizando matrizes de células pré-difundidas
by: Guntzel, José Luis Almada
Published: (2011)

Geração de circuitos utilizando matrizes de células pré-difundidas
by: Guntzel, José Luis Almada
Published: (2011)

Architectures and Algorithms for Mitigation of Soft Errors in Nanoscale VLSI Circuits
by: Bhattacharya, Koustav
Published: (2009)

Exploração de paralelismo no roteamento global de circuitos VLSI
by: Tumelero, Diego
Published: (2015)

Exploração de paralelismo no roteamento global de circuitos VLSI
by: Tumelero, Diego
Published: (2015)

Exploração de paralelismo no roteamento global de circuitos VLSI
by: Tumelero, Diego
Published: (2015)

HIGH-LEVEL SYNTHESIS SYSTEM BASED ON HYBRID RECONFIGURABLE MICROARCHITECTURE
by: Y. G. Gorbachev, et al.
Published: (2019-03-01)

Optimization of regular VLSI structures for silicon compilation
by: Hallam, Philip
Published: (1990)

DESIGN OF AN OPTICAL INTENSITY COMPARISON PIXEL WITH PROGRAMMABLE INTENSITY OFFSET LEVELS
by: AIKAT, RAJSEKHAR
Published: (2002)

Silex : sistema para a integração de ferramentas de projeto de circuitos integrados
by: Marchioro, Gilberto Fernandes
Published: (2010)

Silex : sistema para a integração de ferramentas de projeto de circuitos integrados
by: Marchioro, Gilberto Fernandes
Published: (2010)

Silex : sistema para a integração de ferramentas de projeto de circuitos integrados
by: Marchioro, Gilberto Fernandes
Published: (2010)

Accurate Analog Synthesis Based On Circuit Matrix Models
by: Pradhan, Almitra
Published: (2009)

Gigahertz-Range Multiplier Architectures Using MOS Current Mode Logic (MCML)
by: Srinivasan, Venkataramanujam
Published: (2011)

DEVELOPMENT AND TESTING OF ERRORS CORRECTION ALGORITHM IN ELECTRONIC DESIGN AUTOMATION
by: E. B. Romanova
Published: (2016-03-01)

High-Efficiency Parallel Cryptographic Accelerator for Real-Time Guaranteeing Dynamic Data Security in Embedded Systems
by: Zhun Zhang, et al.
Published: (2021-05-01)

An Effective Block Pin Assignment Approach for Block-Level Monolithic 3-D ICs
by: Jinwoo Kim, et al.
Published: (2021-01-01)

Network-on-Chip Synchronization
by: Buckler, Mark
Published: (2014)

A multi-layer approach to designing secure systems: from circuit to software
by: Zhou, Boyou
Published: (2019)

BDD Based Synthesis Flow for Design of DPA Resistant Cryptographic Circuits
by: Chakkaravarthy, Manoj
Published: (2012)

Buffer insertion in large circuits using look-ahead and back-off techniques
by: Waghmode, Mandar
Published: (2007)

Debugging a high-performance WLAN chip with palladium XP emulator
by: Wang Lei, et al.
Published: (2019-08-01)

Roteamento global de circuitos VLSI
by: Reimann, Tiago Jose
Published: (2013)

Roteamento global de circuitos VLSI
by: Reimann, Tiago Jose
Published: (2013)

Roteamento global de circuitos VLSI
by: Reimann, Tiago Jose
Published: (2013)

IoT-HarPSecA: A Framework and Roadmap for Secure Design and Development of Devices and Applications in the IoT Space
by: Musa G. Samaila, et al.
Published: (2020-01-01)