| id |
ndltd-OhioLink-oai-etd.ohiolink.edu-ucin1159558241
|
| record_format |
oai_dc
|
| spelling |
ndltd-OhioLink-oai-etd.ohiolink.edu-ucin11595582412021-08-03T06:11:26Z DESIGN OF A SWITCH BLOCK MODULE FOR SECOND GENERATION MULTI-TECHNOLOGY FPGA AKYOL, MUCAHIT Technological innovations have been making big strides in the areas of analog, digital and multi-technology circuits, systems and applications. Incorporating these technologies into a single device will increase the potential impact of these electronic implementations. In the past, with its reconfigurable/programmable structure, FPGAs have been handling applications in the digital domain very well. Recent work at the University of Cincinnati led to the incorporation of digital, analog and multi-technology domain circuits into a single reconfigurable/programmable FPGA, called the Multi-Technology FPGA [1]. The MT-FPGA is well suited for various applications like digital, analog, photonic systems, microwave devices etc. As we move down to submicron technology routing architecture have become a pre dominant component, in terms of speed and area, of any chip design. With the Switch block being the main component of the routing framework, its design is considered for the current thesis. The architecture of the switch block in the MT-FPGA design was developed for the first generation architecture in 2004 [2]. The current work involves improving the first switch block module architecture of the MT-FPGA in terms of both speed and area. Modifications have been made on the floor plan of the switch block to accommodate more routing channels in less area. Also, level restoring circuits were removed from the first switch block architecture to save area. To verify the functionality and timing of the new design developed, pre-silicon and post-silicon simulations were made by configuring various chains of switch blocks that are connected to other components. 2006 English text University of Cincinnati / OhioLINK http://rave.ohiolink.edu/etdc/view?acc_num=ucin1159558241 http://rave.ohiolink.edu/etdc/view?acc_num=ucin1159558241 unrestricted This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.
|
| collection |
NDLTD
|
| language |
English
|
| sources |
NDLTD
|
| author |
AKYOL, MUCAHIT
|
| spellingShingle |
AKYOL, MUCAHIT
DESIGN OF A SWITCH BLOCK MODULE FOR SECOND GENERATION MULTI-TECHNOLOGY FPGA
|
| author_facet |
AKYOL, MUCAHIT
|
| author_sort |
AKYOL, MUCAHIT
|
| title |
DESIGN OF A SWITCH BLOCK MODULE FOR SECOND GENERATION MULTI-TECHNOLOGY FPGA
|
| title_short |
DESIGN OF A SWITCH BLOCK MODULE FOR SECOND GENERATION MULTI-TECHNOLOGY FPGA
|
| title_full |
DESIGN OF A SWITCH BLOCK MODULE FOR SECOND GENERATION MULTI-TECHNOLOGY FPGA
|
| title_fullStr |
DESIGN OF A SWITCH BLOCK MODULE FOR SECOND GENERATION MULTI-TECHNOLOGY FPGA
|
| title_full_unstemmed |
DESIGN OF A SWITCH BLOCK MODULE FOR SECOND GENERATION MULTI-TECHNOLOGY FPGA
|
| title_sort |
design of a switch block module for second generation multi-technology fpga
|
| publisher |
University of Cincinnati / OhioLINK
|
| publishDate |
2006
|
| url |
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1159558241
|
| work_keys_str_mv |
AT akyolmucahit designofaswitchblockmoduleforsecondgenerationmultitechnologyfpga
|
| _version_ |
1719432460238848000
|
