LOW POWER FPGA DESIGN TECHNIQUES FOR EMBEDDED SYSTEMS

LOW POWER FPGA DESIGN TECHNIQUES FOR EMBEDDED SYSTEMS

Bibliographic Details
Main Author:	TIWARI, ANURAG
Language:	English
Published:	University of Cincinnati / OhioLINK 2005
Subjects:	Low Power FPGA FSM Finite State Machine Technology mapping Synthesis
Online Access:	http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109352677

Similar Items

Improving Characteristics of LUT-Based Moore FSMs
by: Alexander Barkalov, et al.
Published: (2020-01-01)

From UML Specification into FPGA Implementation
by: Grzegorz Bazydlo, et al.
Published: (2014-01-01)

LOW POWER CONTROLLER MAPPING BY DISABLING THE EMBEDDED MEMORY BLOCKS IN FPGAs
by: JANARTHANAN, ARUN
Published: (2007)

Design and implementation of DSR routing table entries for FPGA
by: Li Sen, et al.
Published: (2018-12-01)

FPGA Implementation of Floating Point Based Cuckoo Search Algorithm
by: Hanady Hussein Issa, et al.
Published: (2019-01-01)

Technology Mapping of FSM Oriented to LUT-Based FPGA
by: Marcin Kubica, et al.
Published: (2020-06-01)

Improving Characteristics of LUT-Based Mealy FSMs with Twofold State Assignment
by: Alexander Barkalov, et al.
Published: (2021-04-01)

Reducing LUT Count for FPGA-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2020-07-01)

Deriving Homing Sequences for Finite State Machines with Timed Guards
by: Aleksandr Sergeevich Tvardovskii, et al.
Published: (2020-12-01)

Hardware Reduction for Lut–Based Mealy FSMs
by: Barkalov Alexander, et al.
Published: (2018-09-01)

Addressing Low-Power Electronics in a Digital System and FPGA Design Course
by: Marco Winzker
Published: (2014-10-01)

Frequency shift keying demodulators for low-power FPGA applications
by: Harrington, Riley T.
Published: (2017)

Low-Power Pedestrian Detection System on FPGA
by: Vinh Ngo, et al.
Published: (2019-11-01)

Modeling by Petri Nets
by: H. Kubátová
Published: (2005-01-01)

Improving the Characteristics of Multi-Level LUT-Based Mealy FSMs
by: Alexander Barkalov, et al.
Published: (2020-11-01)

A Technology Mapping of FSMs Based on a Graph of Excitations and Outputs
by: Marcin Kubica, et al.
Published: (2019-01-01)

Detecting Mixed-Type Intrusion in High Adaptability Using Artificial Immune System and Parallelized Automata
by: Fu-I Chou, et al.
Published: (2020-02-01)

Improving characteristics of LUT-based Mealy FSMs
by: Barkalov Alexander, et al.
Published: (2020-12-01)

A low power and high speed decoder design based on FPGA
by: Zhou Songjiang, et al.
Published: (2018-04-01)

Human Activities Recognition Based on Neuro-Fuzzy Finite State Machine
by: Gadelhag Mohmed, et al.
Published: (2018-11-01)

A memory reduced Turbo code decoding architecture design and FPGA implementation
by: Zeng Jie, et al.
Published: (2019-07-01)

A Formal Framework for Integrated Environment Modeling Systems
by: Gaofeng Zhang, et al.
Published: (2017-02-01)

Self-Adaptive Framework Based on MAPE Loop for Internet of Things
by: Euijong Lee, et al.
Published: (2019-07-01)

User Driven FPGA-Based Design Automated Framework of Deep Neural Networks for Low-Power Low-Cost Edge Computing
by: Tarek Belabed, et al.
Published: (2021-01-01)

A Fresh View on the Microarchitectural Design of FPGA-Based RISC CPUs in the IoT Era
by: Giovanni Scotti, et al.
Published: (2019-02-01)

A Hardware Approach of a Low-Power IoT Communication Interface by NXP FlexIO Module
by: Libor Chrastecky, et al.
Published: (2019-12-01)

Modeling and reduction of dynamic power in field-programmable gate arrays
by: Lamoureux, Julien
Published: (2008)

Modeling and reduction of dynamic power in field-programmable gate arrays
by: Lamoureux, Julien
Published: (2008)

Modeling and reduction of dynamic power in field-programmable gate arrays
by: Lamoureux, Julien
Published: (2008)

IMPLEMENTING COMBINED FSM WITH CPLDS
by: Barkalov A., et al.
Published: (2018-02-01)

Design of FPGA-based data acquisition system running near space
by: Zhao Shulei, et al.
Published: (2018-12-01)

Turbo encoder and decoder chip design and FPGA device analysis for communication system
by: Devrari, A., et al.
Published: (2023)

Efficient FPGA Implementation of OpenCL High-Performance Computing Applications via High-Level Synthesis
by: Fahad Bin Muslim, et al.
Published: (2017-01-01)

Uma estratégia para a minimização de máquinas de estados finitos parciais
by: Alex Donizeti Betez Alberto
Published: (2009)

Uma estratégia para a minimização de máquinas de estados finitos parciais
by: Alberto, Alex Donizeti Betez
Published: (2009)

Design of LBT transform controller based on FPGA′s timing structure
by: Gu Zeling, et al.
Published: (2019-02-01)

Reprogrammable Controller Design From High-Level Specification
by: M. Benmohammed, et al.
Published: (2003-10-01)

Infraestrutura de compilação para a implementação de aceleradores em FPGA
by: Rettore, Paulo Henrique Lopes
Published: (2016)

A TILED FPGA ARCHITECTURE FOR POWER-AWARE COMPUTATIONS
by: YAN, JIANPING
Published: (2006)

Comparison of Hardwired and Microprogrammed Statechart Implementations
by: Javier Cereijo García, et al.
Published: (2020-07-01)

Cannot write session to /tmp/vufind_sessions/sess_rt12rhhhb6jpdr8s3ieldhvdi0