IMPLEMENTATION OF A DYNAMICALLY RECONFIGURABLE ASYNCHRONOUS PROGRAMMABLE LOGIC (DRAPL) ARCHITECTURE
Main Author: | RAJAGOPALAN, JAYANTHI |
---|---|
Language: | English |
Published: |
University of Cincinnati / OhioLINK
2004
|
Subjects: | |
Online Access: | http://rave.ohiolink.edu/etdc/view?acc_num=ucin1100886361 |
Similar Items
-
A high level implementation and performance evaluation of level-I asynchronous cache on FPGA
by: Mansi Jhamb, et al.
Published: (2017-07-01) -
An Asynchronous IEEE Floating-Point Arithmetic Unit
by: Joel R. Noche, et al.
Published: (2007-12-01) -
Asynchronous Physical Unclonable Function using FPGA-based Self-Timed Ring Oscillator
by: Silwal, Roshan
Published: (2013) -
Durcissement de circuits logiques reconfigurables
by: Ben Dhia, Arwa
Published: (2014) -
Adaptive multilevel quadrature amplitude radio implementation in programmable logic
by: Aspel, Daniel T
Published: (2004)