Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata

Bibliographic Details
Main Author: Kapkar, Rohan Viren
Language:English
Published: University of Toledo / OhioLINK 2011
Subjects:
Online Access:http://rave.ohiolink.edu/etdc/view?acc_num=toledo1304616947
id ndltd-OhioLink-oai-etd.ohiolink.edu-toledo1304616947
record_format oai_dc
spelling ndltd-OhioLink-oai-etd.ohiolink.edu-toledo13046169472021-08-03T06:08:03Z Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata Kapkar, Rohan Viren Computer Science Electrical Engineering Nanoscience Quantum-dot Cellular Automata Logic Array Block Programmable Switch Matrix Simulation <p>According to Moore’s law, the number of transistors that can be placed on an integrated circuit doubles approximately every 18 months. Recent advancements in CMOS technology have led to the implementation of new computational designs with extremely small size and high device density. However, CMOS technology is reaching its limits. Currently, scientists and researchers are exploring various new technologies that may replace CMOS when its limit is reached in the future. Quantum-dot Cellular Automata (QCA) is one of the novel nanotechnologies that is being considered as a possible replacement for CMOS. It has great potential for very dense memory and low power logic based on single electron effects in quantum dots and molecules. QCA relies on novel design concepts to exploit new physical phenomena such as coulombic interactions and implement unique paradigms such as memory-in-motion and processing-by-wire. This thesis presents a first Altera implementation of Stratix Logic Array Block (LAB) architecture using QCA technology along with simulation results. The design is modeled and simulated using QCADesigner software. A novel Logic Array Block in QCA is developed by implementing Look-Up Tables (LUTs). In the design of the LUT, QCADesigner software is utilized to design and simulate a four-to-sixteen decoder, 16-bit memory, and an output circuit to implement a LUT. The LUT design comprises of QCA memory cells with low read latency. The proposed LAB includes Look-up Tables, D flip-flops, multiplexers and various logic gates that are designed and tested using QCADesigner. The LAB designed in this work comprises of 25,000 QCA cells approximately and has a latency of 17 clock cycles. The LAB design is compared with the previous designs of Configurable Logic Blocks. The results show that the proposed LAB provides high degree of performance, simplicity, and optimization of design area compared to the other designs.</p><p>This thesis also presents an implementation of a novel Programmable Switch Matrix using QCA technology.</p> 2011 English text University of Toledo / OhioLINK http://rave.ohiolink.edu/etdc/view?acc_num=toledo1304616947 http://rave.ohiolink.edu/etdc/view?acc_num=toledo1304616947 unrestricted This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.
collection NDLTD
language English
sources NDLTD
topic Computer Science
Electrical Engineering
Nanoscience
Quantum-dot Cellular Automata
Logic Array Block
Programmable Switch Matrix
Simulation
spellingShingle Computer Science
Electrical Engineering
Nanoscience
Quantum-dot Cellular Automata
Logic Array Block
Programmable Switch Matrix
Simulation
Kapkar, Rohan Viren
Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata
author Kapkar, Rohan Viren
author_facet Kapkar, Rohan Viren
author_sort Kapkar, Rohan Viren
title Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata
title_short Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata
title_full Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata
title_fullStr Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata
title_full_unstemmed Modeling and Simulation of Altera Logic Array Block using Quantum-Dot Cellular Automata
title_sort modeling and simulation of altera logic array block using quantum-dot cellular automata
publisher University of Toledo / OhioLINK
publishDate 2011
url http://rave.ohiolink.edu/etdc/view?acc_num=toledo1304616947
work_keys_str_mv AT kapkarrohanviren modelingandsimulationofalteralogicarrayblockusingquantumdotcellularautomata
_version_ 1719431430458572800