Low-voltage and low-power libraries for Medical SoCs
Main Author: | |
---|---|
Language: | English |
Published: |
The Ohio State University / OhioLINK
2009
|
Subjects: | |
Online Access: | http://rave.ohiolink.edu/etdc/view?acc_num=osu1259776639 |
id |
ndltd-OhioLink-oai-etd.ohiolink.edu-osu1259776639 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-OhioLink-oai-etd.ohiolink.edu-osu12597766392021-08-03T05:57:37Z Low-voltage and low-power libraries for Medical SoCs Balasubramanian, Sidharth Electrical Engineering analog circuits vlsi rail-to-rail rail-rail chopper amplifier dickson charge pump sar adc data conversion medical socs biochips biosignals voltage references MOS The recent focus on Green Electronics and a rapid revolution of bio-chips has led to the need for designs operating with lower supply voltages and consuming lesser power than before. This thesis focuses on the design of a library of low-voltage and low-power circuit designs on TSMC 0.13 µm process. A survey of existing well-known architectures for bio-medical acquisition systems is done, and some modifications to the existing system is presented. A low-voltage rail-to-rail amplifier is designed with a novel voltage-mode technique to obtain constant transconductance over the entire common-mode input range. The power consumption of this amplifier is less than 3 µW. A universal figure-of-merit is established to rank a rail-to-rail input stage, taking into account the complexity in designing in sub-micron processes. This new figure-of-merit accounts for the variation in transconductance, the maximum common-mode range possible and the power consumption. A chopper amplifier with about 33 dB gain, capable of operating from 1 V to 1.8 V is presented. A sub-threshold MOS-only voltage reference operating from a 0.5 V supply with a temperature coefficient of 20.8 ppm/°C is designed. A Dickson charge pump with an output voltage of 5 V is designed for pacing applications. A 1 V successive-approximation ADC with 8-bits of resolution is designed. A 1 V rail-to-rail comparator with a 1 V D-latch is designed as part of the ADC. The digital logic of the SAR ADC was implemented in Verilog-A. Dynamic power consumption was measured over 100 clock cycles for the comparator and the latch together and was found to be 4.3 µW at a 1 MHz clock. 2009 English text The Ohio State University / OhioLINK http://rave.ohiolink.edu/etdc/view?acc_num=osu1259776639 http://rave.ohiolink.edu/etdc/view?acc_num=osu1259776639 unrestricted This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws. |
collection |
NDLTD |
language |
English |
sources |
NDLTD |
topic |
Electrical Engineering analog circuits vlsi rail-to-rail rail-rail chopper amplifier dickson charge pump sar adc data conversion medical socs biochips biosignals voltage references MOS |
spellingShingle |
Electrical Engineering analog circuits vlsi rail-to-rail rail-rail chopper amplifier dickson charge pump sar adc data conversion medical socs biochips biosignals voltage references MOS Balasubramanian, Sidharth Low-voltage and low-power libraries for Medical SoCs |
author |
Balasubramanian, Sidharth |
author_facet |
Balasubramanian, Sidharth |
author_sort |
Balasubramanian, Sidharth |
title |
Low-voltage and low-power libraries for Medical SoCs |
title_short |
Low-voltage and low-power libraries for Medical SoCs |
title_full |
Low-voltage and low-power libraries for Medical SoCs |
title_fullStr |
Low-voltage and low-power libraries for Medical SoCs |
title_full_unstemmed |
Low-voltage and low-power libraries for Medical SoCs |
title_sort |
low-voltage and low-power libraries for medical socs |
publisher |
The Ohio State University / OhioLINK |
publishDate |
2009 |
url |
http://rave.ohiolink.edu/etdc/view?acc_num=osu1259776639 |
work_keys_str_mv |
AT balasubramaniansidharth lowvoltageandlowpowerlibrariesformedicalsocs |
_version_ |
1719428461451280384 |