Implementation of bipolar transistor model in a waveform relaxation simulator
Main Author: | Iyer, Indira G. |
---|---|
Language: | English |
Published: |
Ohio University / OhioLINK
1989
|
Subjects: | |
Online Access: | http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1182437646 |
Similar Items
-
Waveform relaxation based hardware-in-the-loop simulation
by: Goulkhah, Mohammad (Monty)
Published: (2016) -
Modeling of double heterojunction bipolar transistors
by: Ang, Oon Sim
Published: (2010) -
Device based modelling of high current bipolar transistors for the detailed simulation of converter circuits
by: Prest, Rory Bruce
Published: (2014) -
On the Performance and Scaling of Symmetric Lateral Bipolar Transistors on SOI
by: Tak H. Ning, et al.
Published: (2013-01-01) -
Development of a Statistical Model for NPN Bipolar Transistor Mismatch
by: Lamontagne, Maurice
Published: (2007)