A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs

Bibliographic Details
Main Author:	Thorndike, David Andrew
Language:	English
Published:	Case Western Reserve University School of Graduate Studies / OhioLINK 2012
Subjects:	multicore reconfigurable computing multicore reconfigurable computing platform DPR
Online Access:	http://rave.ohiolink.edu/etdc/view?acc_num=case1338933284

id	ndltd-OhioLink-oai-etd.ohiolink.edu-case1338933284
record_format	oai_dc
spelling	ndltd-OhioLink-oai-etd.ohiolink.edu-case13389332842021-08-03T05:34:26Z A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs Thorndike, David Andrew multicore reconfigurable computing multicore reconfigurable computing platform DPR With the increasing application of multiple processor cores (multicores) within embedded system applications, as well as the pervasive utilization of the field-programmable gate array (FPGA), the embedded system development community has been exploring the advantages of the dynamically reconfigurable nature of FPGAs. Given size and power limitations, a primary motivation for this interest is to enable dynamic customization of hardware to optimize system performance for the various algorithms that a system encounters. This work presents a hardware based platform for studying dynamic reconfiguration of FPGAs in the context of multicore embedded systems. It also presents a methodology for developing the hardware and software for these systems. An important aspect of this work was to maximize the utilization of open source hardware and software intellectual property (IP). An example of the basic implementation flow is also provided, along with some benchmarking results. 2012-08-27 English text Case Western Reserve University School of Graduate Studies / OhioLINK http://rave.ohiolink.edu/etdc/view?acc_num=case1338933284 http://rave.ohiolink.edu/etdc/view?acc_num=case1338933284 unrestricted This thesis or dissertation is protected by copyright: all rights reserved. It may not be copied or redistributed beyond the terms of applicable copyright laws.
collection	NDLTD
language	English
sources	NDLTD
topic	multicore reconfigurable computing multicore reconfigurable computing platform DPR
spellingShingle	multicore reconfigurable computing multicore reconfigurable computing platform DPR Thorndike, David Andrew A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs
author	Thorndike, David Andrew
author_facet	Thorndike, David Andrew
author_sort	Thorndike, David Andrew
title	A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs
title_short	A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs
title_full	A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs
title_fullStr	A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs
title_full_unstemmed	A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs
title_sort	multicore computing platform for benchmarking dynamic partial reconfiguration based designs
publisher	Case Western Reserve University School of Graduate Studies / OhioLINK
publishDate	2012
url	http://rave.ohiolink.edu/etdc/view?acc_num=case1338933284
work_keys_str_mv	AT thorndikedavidandrew amulticorecomputingplatformforbenchmarkingdynamicpartialreconfigurationbaseddesigns AT thorndikedavidandrew multicorecomputingplatformforbenchmarkingdynamicpartialreconfigurationbaseddesigns
_version_	1719421955593994240

A Multicore Computing Platform for Benchmarking Dynamic Partial Reconfiguration Based Designs

Similar Items