high-speed low-power modulo 2ⁿ+1 multiplier design using carbon-nanotube technology
Modulo 2n+1 multiplier is one of the critical components in the area of digital signal processing, residue arithmetic, and data encryption that demand high-speed and low-power operation. In this thesis, a new circuit implementation of a high-speed low-power modulo 2n+1 multiplier is proposed. It has...
Published: |
|
---|---|
Online Access: | http://hdl.handle.net/2047/d20002537 |
Similar Items
-
high performance modulo 2ⁿ+1 squarer design based on carbon nanotube technology
Published: () -
A Low Cost Modulo (2n±1) RNS Multiplier
by: Yu-Po Yang, et al.
Published: (2007) -
The Implementation of a Modulo 2^n+1 Multiplier
by: Ding, Daniel, et al.
Published: (1997) -
Design of easily testable multiplier for modulo (2��+1)
by: HUANG, WEI-HONG, et al.
Published: (1992) -
High-Speed and Low-Power SIMD Multipliers
by: Yuan-Ting Fu, et al.