Design port and optimization of a high-speed SAR ADC comparator from 65nm to 0.11[mu]M
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, June 2011. === "May 2011." In title on title page, "[mu]" appears as lower case Greek letter. Cataloged from PDF version of thesis. === Includes bibliographical referenc...
Main Author: | Micheva, Nora Iordanova |
---|---|
Other Authors: | Charles G. Sodini and Doris L. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/66446 |
Similar Items
-
Study of Time-Interleaved SAR ADC andImplementation of Comparator for High DefinitionVideo ADC in 65nm CMOS Process
by: Qazi, Sara
Published: (2010) -
The Study of 0.11C/1.63Mn/0.65Si Dual phase otrected steel
by: Yang, Jin-Sheng, et al. -
All-Digital ADC Design in 65 nm CMOS Technology
by: Pathapati, Srinivasa Rao
Published: (2014) -
An Area Efficient High Speed SAR ADC in 0.18um
by: Li-Hsin Cheng, et al.
Published: (2014) -
Design of an Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS
by: Payami, Sima
Published: (2012)