Design and evaluation of a benchmark for main memory transaction processing systems
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. === Includes bibliographical references (p. 63). === We designed a diverse collection of benchmarks for Main Memory Database Systems (MMDBs) to validate and compare entries in a progr...
Main Author: | Reid, Elizabeth G |
---|---|
Other Authors: | Samuel Madden. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/53162 |
Similar Items
-
Memory-mapped transactions
by: Sukha, Jim
Published: (2006) -
Investigation of hardware transactional memory
by: Nguyen, Andrew T
Published: (2016) -
Micro benchmarks for multiprocessor memory hierachy performance
by: Hristea, Cristina-Ana-Maria
Published: (2008) -
Fast transactions for multicore in-memory databases
by: Tu, Stephen Lyle
Published: (2013) -
Hardware support for unbounded transactional memory
by: Lie, Sean, 1980-
Published: (2005)