Design and evaluation of a benchmark for main memory transaction processing systems

Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. === Includes bibliographical references (p. 63). === We designed a diverse collection of benchmarks for Main Memory Database Systems (MMDBs) to validate and compare entries in a progr...

Full description

Bibliographic Details
Main Author: Reid, Elizabeth G
Other Authors: Samuel Madden.
Format: Others
Language:English
Published: Massachusetts Institute of Technology 2010
Subjects:
Online Access:http://hdl.handle.net/1721.1/53162
id ndltd-MIT-oai-dspace.mit.edu-1721.1-53162
record_format oai_dc
spelling ndltd-MIT-oai-dspace.mit.edu-1721.1-531622019-05-02T15:55:53Z Design and evaluation of a benchmark for main memory transaction processing systems Reid, Elizabeth G Samuel Madden. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science. Electrical Engineering and Computer Science. Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. Includes bibliographical references (p. 63). We designed a diverse collection of benchmarks for Main Memory Database Systems (MMDBs) to validate and compare entries in a programming contest. Each entrant to the contest programmed an indexing system optimized for multicore multithread execution. The contest framework provided an API for the contestants, and benchmarked their submissions. This thesis describes the test goals, the API, and the test environment. It documents the website used by the contestants, describes the general nature of the tests run on each submission, and summarizes the results for each submission that was able to complete the tests. by Elizabeth G. Reid. M.Eng. 2010-03-25T15:08:54Z 2010-03-25T15:08:54Z 2009 2009 Thesis http://hdl.handle.net/1721.1/53162 516040774 eng M.I.T. theses are protected by copyright. They may be viewed from this source for any purpose, but reproduction or distribution in any format is prohibited without written permission. See provided URL for inquiries about permission. http://dspace.mit.edu/handle/1721.1/7582 63 p. application/pdf Massachusetts Institute of Technology
collection NDLTD
language English
format Others
sources NDLTD
topic Electrical Engineering and Computer Science.
spellingShingle Electrical Engineering and Computer Science.
Reid, Elizabeth G
Design and evaluation of a benchmark for main memory transaction processing systems
description Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. === Includes bibliographical references (p. 63). === We designed a diverse collection of benchmarks for Main Memory Database Systems (MMDBs) to validate and compare entries in a programming contest. Each entrant to the contest programmed an indexing system optimized for multicore multithread execution. The contest framework provided an API for the contestants, and benchmarked their submissions. This thesis describes the test goals, the API, and the test environment. It documents the website used by the contestants, describes the general nature of the tests run on each submission, and summarizes the results for each submission that was able to complete the tests. === by Elizabeth G. Reid. === M.Eng.
author2 Samuel Madden.
author_facet Samuel Madden.
Reid, Elizabeth G
author Reid, Elizabeth G
author_sort Reid, Elizabeth G
title Design and evaluation of a benchmark for main memory transaction processing systems
title_short Design and evaluation of a benchmark for main memory transaction processing systems
title_full Design and evaluation of a benchmark for main memory transaction processing systems
title_fullStr Design and evaluation of a benchmark for main memory transaction processing systems
title_full_unstemmed Design and evaluation of a benchmark for main memory transaction processing systems
title_sort design and evaluation of a benchmark for main memory transaction processing systems
publisher Massachusetts Institute of Technology
publishDate 2010
url http://hdl.handle.net/1721.1/53162
work_keys_str_mv AT reidelizabethg designandevaluationofabenchmarkformainmemorytransactionprocessingsystems
_version_ 1719031414061531136