A timeshared, runtime reconfigurable hardware co-processing architecture
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. === Includes bibliographical references (leaves 73-74). === The constant desire for increased performance in microprocessor systems has led to the need for specialized hardware cores...
Main Author: | |
---|---|
Other Authors: | |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/53147 |