A test structure for the measurement and characterization of layout-induced transistor variation
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2009. === This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections. === Cataloged from student-submitte...
Main Author: | Chang, Albert Hsu Ting |
---|---|
Other Authors: | Duane S. Boning. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2010
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/52780 |
Similar Items
-
Extraction of variation sources due to layout practices
by: González-Valentín, Karen M. (Karen Mercedes), 1978-
Published: (2014) -
A study of through-silicon-via (TSV) induced transistor variation
by: Yu, Li, S.M. Massachusetts Institute of Technology
Published: (2011) -
Characterization of organic field effect transistors for OLED displays
by: Ryu, Kyungbum
Published: (2006) -
Characterization and modeling of silicon-on-insulator field effect transistors
by: Allen, Thomas P. (Thomas Philip), 1976-
Published: (2013) -
Algorithms for string and graph layout
by: Newman, Alantha.
Published: (2005)