An optimized hardware architecture and communication protocol for scheduled communication
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1997. === Includes bibliographical references (p. 173-177). === by David Shoemaker. === Ph.D.
Main Author: | Shoemaker, David R. (David Robert) |
---|---|
Other Authors: | Stephen A. Ward. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/42660 |
Similar Items
-
Hardware mechanisms for efficient interprocessor communication
by: Henry, Dana S. (Dana Sue)
Published: (2005) -
Energy-efficient protocols and hardware architectures for transport layer security
by: Banerjee, Utsav
Published: (2017) -
Multipass communication systems for tiled processor architectures
by: Shnidman, Nathan R. (Nathan Robert)
Published: (2007) -
Managing scheduled routing with a high-level communications language
by: Metcalf, Christopher D. (Christopher David), 1966-
Published: (2008) -
Architectural implications of bit-level computation in communication applications
by: Wentzlaff, David, 1979-
Published: (2014)