Thread scheduling mechanisms for multiple-context parallel processors
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1995. === Includes bibliographical references (p. 200-290). === by James Alexander Stuart Fiske. === Ph.D.
Main Author: | Fiske, James Alexander Stuart |
---|---|
Other Authors: | William J. Dally. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2007
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/36968 |
Similar Items
-
A reconfigurable arithmetic processor
by: Fiske, James Alexander Stuart
Published: (2005) -
SUDS : automatic parallelization for raw processors
by: Frank, Matthew I
Published: (2005) -
Simplified vector-thread architectures for flexible and efficient data-parallel accelerators
by: Batten, Christopher Francis
Published: (2010) -
Compiling array computations for the Fresh Breeze Parallel Processor
by: Ginzburg, Igor Arkadiy
Published: (2008) -
Integrating compile-time and runtime parallelism management through revocable thread serialization
by: Maa, Gino K. (Gino Ko)
Published: (2007)