An architecture study of a Byzantine-resilient processor using authentication
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994. === Includes bibliographical references (p. 121-123). === This architecture study provides the ground work for implementing a new generation of Byzantine resilient processors using authe...
Main Author: | Clark, Anne L. (Anne Lauren) |
---|---|
Other Authors: | Stephen A. Ward and Richard E. Harper. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2006
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/34101 |
Similar Items
-
A fault-tolerant shared memory system architecture for a Byzantine resilient computer
by: Butler, Bryan P. (Bryan Philip)
Published: (2005) -
Authentication in a reconfigurable Byzantine fault tolerant system
by: Chen, Kathryn (Kathryn Chi-ting)
Published: (2006) -
Digital signatures for a Byzantine resilient computer system
by: Stine, Daniel E. (Daniel Evans)
Published: (2007) -
An architecture synthesis system for embedded processors
by: Hadjiyiannis, George Ioannou
Published: (2014) -
Flexible MIPS soft processor architecture
by: Carli, Roberto
Published: (2009)