Clock division as a power saving strategy in a system constrained by high transmission frequency and low data rate
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005. === Includes bibliographical references (p. 63). === Systems are often restricted to have higher transmission frequency than required by their data rates. Possible constraints include...
Main Author: | Selbst, Andrew D. (Andrew David) |
---|---|
Other Authors: | Rahul Sarpeshkar. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2006
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/33360 |
Similar Items
-
Rate-and-Power Control Based Energy-Saving Transmissions in Multicarrier Base Stations Using Energy Adaptive Rate Control Algorithm
by: Bangalore Mohan Kumar, Veeresh
Published: (2018) -
Performance of orthogonal frequency division multiplexing in a high noise, low signal-to-noise ratio environment with co-channel interference
by: Grant, Andrew G.
Published: (2012) -
Low Power Clock and Data Recovery Integrated Circuits
by: Ardalan, Shahab
Published: (2007) -
Low Power Clock and Data Recovery Integrated Circuits
by: Ardalan, Shahab
Published: (2007) -
Evaluation of Voltage Instability Countermeasures in Constrained Sub-transmission Power Networks
by: Jones, Peter Gibson
Published: (2012)