Load-balanced rendering on a general-purpose tiled architecture
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005. === Includes bibliographical references (p. 77-80). === Commodity graphics hardware has become increasingly programmable over the last few years, but has been limited to a fixed resou...
Main Author: | Chen, Jiawen (Jiawen Kevin) |
---|---|
Other Authors: | Frédo Durand. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2006
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/33115 |
Similar Items
Similar Items
-
Reconfigurable architectures for general-purpose computing
by: DeHon, André
Published: (2005) -
Efficient data structures for piecewise-smooth video processing
by: Chen, Jiawen (Jiawen Kevin)
Published: (2011) -
Multipass communication systems for tiled processor architectures
by: Shnidman, Nathan R. (Nathan Robert)
Published: (2007) -
High-bandwidth packet switching on the raw general-purpose architecture
by: Chuvpilo, Gleb Albertovich, 1979-
Published: (2014) -
Software orchestration of instruction level parallelism on tiled processor architectures
by: Lee, Walter (Walter Cheng-Wan)
Published: (2006)