A low-power analog logarithmic map circuit with offset and temperature compensation for use in bionic ears
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2002. === Includes bibliographical references (p. 74-75). === This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Spec...
Main Author: | Sit, Ji-Jon, 1975- |
---|---|
Other Authors: | Rahul Sarpeshkar. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/16893 |
Similar Items
-
Design of monolithic CMOS-MEMS accelerometer with integrated temperature compensation and DC-offset cancellation circuit
by: He, Fu-Jung, et al.
Published: (2014) -
Design & fabrication of a low-power, high-dynamic-range log-domain bionic ear processor
by: Katsiamis, Andreas G.
Published: (2009) -
An asynchronous,low-power architecture for interleaved neural stimulation, using envelope and phase information
by: Sit, Ji-Jon, 1975-
Published: (2008) -
Low Voltage Offset-compensated Sensing Circuits for Contact Resistive Random Access Memory
by: Yang, Ting-Ching, et al.
Published: (2014) -
Low Power Low Voltage Temperature-Compensation Bandgap Reference Circuit
by: Jing-Yu Luo, et al.
Published: (2007)