Wire delay models for global placement of ASICs
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2002. === Includes bibliographical references (leaves 28-29). === This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives an...
Main Author: | Paskalev, Krassimir (Krassimir Ivanov), 1978- |
---|---|
Other Authors: | Michael Fu and Jacob K. White. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/16855 |
Similar Items
-
Functional testing of ASICs designed with hardware description languages
by: Davis, Richard Christopher
Published: (2007) -
Navigational and delivery systems in the USPS conceptual truck
by: Paskalev, Boris I. (Boris Ivanov), 1980-
Published: (2006) -
ALA ASIC : a standard cell library for Asynchronous Logic Automata
by: Green, Forrest Oliver Reece
Published: (2011) -
A Column-Row-Parallel ASIC architecture for 3D wearable / portable medical ultrasonic imaging
by: Chen, Kailiang
Published: (2014) -
Pattern-placement-error detection for spatial-phase-locked e-beam lithography (SPLEBL)
by: Caramana, Cynthia L. (Cynthia Louise), 1978-
Published: (2005)