A lisp-oriented multiprocessor architecture for digital parity simulation
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1987. === Bibliography: leaves 105-107. === by Anthony James Courtemanche. === M.S.
Main Author: | Courtemanche, Anthony James |
---|---|
Other Authors: | Richard D. Thornton. |
Format: | Others |
Language: | English |
Published: |
Massachusetts Institute of Technology
2005
|
Subjects: | |
Online Access: | http://hdl.handle.net/1721.1/14833 |
Similar Items
-
A lisp oriented architecture
by: McClain, John W. F. (John Wesley Ferguson)
Published: (2007) -
A fault-tolerant multiprocessor architecture for digital signal processing applications
by: Song, William S
Published: (2005) -
Predicate dispatching in the Common Lisp Object
by: Ucko, Aaron Mark, 1977-
Published: (2006) -
Dependability analysis of fault-tolerant multiprocessor architectures through simulated fault injection
by: Clark, Jeffrey Alan
Published: (1993) -
Simulation of CACHET on a multiprocessor computer
by: Sarkar, Andrew Michael, 1975-
Published: (2014)